Power gating

Known as: Gating 
Power gating is a technique used in integrated circuit design to reduce power consumption, by shutting off the current to blocks of the circuit that… (More)
Wikipedia

Related topics

Related topics

11 relations
CMOSClock gatingIddq testingIntegrated circuit
(More)

Broader (2)

Digital electronicsElectronic design automation

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2012
Highly Cited
2012
NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip Routers
While power-gating is a promising technique to mitigate the increasing static power of a chip, a fundamental requirement is for… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2011
2011
Power gating strategies on GPUs
As technology continues to shrink, reducing leakage is critical to achieving energy efficiency. Previous studies on low-power… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2009
Highly Cited
2009
Power Management of Datacenter Workloads Using Per-Core Power Gating
While modern processors offer a wide spectrum of software-controlled power modes, most datacenters only rely on dynamic voltage… (More)
  • figure 1
  • table 1
Is this relevant?
2009
2009
Dynamic power gating with quality guarantees
Power gating is usually driven by a predictive control, and frequent mispredictions can counter-productively lead to a large… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2007
Highly Cited
2007
Enhanced Leakage Reduction Techniques Using Intermediate Strength Power Gating
The exponential increase in leakage power due to technology scaling has made power gating an attractive design choice for low… (More)
  • figure 1
  • figure 3
  • figure 2
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2006
Highly Cited
2006
Power gating with multiple sleep modes
This paper describes a power gating technique with multiple sleep modes where each mode represents a trade-off between wake-up… (More)
  • figure 1
  • figure 2
  • figure 5
  • figure 3
  • figure 4
Is this relevant?
2006
2006
Timing driven power gating
Power Gating is effective for reducing leakage power. Previously, a Distributed Sleep Transistor Network (DSTN) was proposed to… (More)
  • figure 1
  • figure 2
  • figure 3
  • table 1
Is this relevant?
Highly Cited
2005
Highly Cited
2005
Benefits and costs of power-gating technique
Power-gating is a technique for saving leakage power by shutting off the idle blocks. However, without good understanding and… (More)
  • figure 2
  • figure 6
  • figure 7
  • table 5
  • figure 8
Is this relevant?
Highly Cited
2004
Highly Cited
2004
Microarchitectural techniques for power gating of execution units
Leakage power is a major concern in current and future microprocessor designs. In this paper, we explore the potential of… (More)
  • figure 2
  • figure 1
  • figure 3
  • figure 4
  • table 1
Is this relevant?
Highly Cited
2003
Highly Cited
2003
Understanding and minimizing ground bounce during mode transition of power gating structures
We introduce and analyze the ground bounce due to power mode transition in power gating structures. To reduce the ground bounce… (More)
  • figure 1
  • figure 4
  • figure 2
  • figure 5
  • figure 3
Is this relevant?