Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Clock gating

Known as: CG, Gating, Perfect clock gating 
Clock gating is a popular technique used in many synchronous circuits for reducing dynamic power dissipation. Clock gating saves power by adding more… Expand
Wikipedia

Related topics

Related topics

19 relations
AMD 10hAMD Accelerated Processing UnitAsynchronous circuitCPU power dissipation
Expand

Broader (1)

Electronic design automation

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2013
Highly Cited
2013
A Batteryless 19 $\mu$W MICS/ISM-Band Energy Harvesting Body Sensor Node SoC for ExG Applications
This paper presents an ultra-low power batteryless energy harvesting body sensor node (BSN) SoC fabricated in a commercial 130 nm… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2011
Highly Cited
2011
Astrocyte calcium signaling transforms cholinergic modulation to cortical plasticity in vivo
amplitude of task-related power changes of EEG during motor imagery was recorded to assess the downstream modulation of primary… Expand
Is this relevant?
Highly Cited
2009
Highly Cited
2009
Ultra Low-Power Clocking Scheme Using Energy Recovery and Clock Gating
A significant fraction of the total power in highly synchronous systems is dissipated over clock networks. Hence, low-power… Expand
  • figure 1
  • figure 2
  • figure 4
  • figure 3
  • figure 5
Is this relevant?
Highly Cited
2007
Highly Cited
2007
Cooperative Scans: Dynamic Bandwidth Sharing in a DBMS
This paper analyzes the performance of concurrent (index) scan operations in both record (NSM/PAX) and column (DSM) disk storage… Expand
  • figure 1
  • table 1
  • figure 2
  • figure 3
  • table 2
Is this relevant?
Highly Cited
2006
Highly Cited
2006
High-voltage power delivery through charge recycling
In this paper, we describe a technique for delivering power to a digital integrated circuit at high voltages, reducing current… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2003
Highly Cited
2003
Front-end policies for improved issue efficiency in SMT processors
The performance and power optimization of dynamic superscalar microprocessors requires striking a careful balance between… Expand
  • figure 1
  • figure 3
  • figure 2
  • table 1
  • table 2
Is this relevant?
Highly Cited
2002
Highly Cited
2002
Openness and extraversion are associated with reduced latent inhibition: replication and commentary
Latent inhibition (LI) is a preconscious gating mechanism that allows animals with complex nervous systems to ignore stimuli… Expand
  • figure 1
  • table 1
  • figure 2
  • table 2
  • table 3
Is this relevant?
Highly Cited
2001
Highly Cited
2001
Managing the Impact of Increasing Microprocessor Power Consumption
The power dissipation of modern processors has been rapidly increasing along with increasing transistor count and clock… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2001
Highly Cited
2001
Analysis and design of low-energy flip-flops
Develops a methodology for selecting and optimizing flip-flops for low-energy systems with constant throughput. Characterization… Expand
  • figure 1
  • figure 3
  • figure 5
  • figure 8
  • figure 9
Is this relevant?
Highly Cited
2000
Highly Cited
2000
Clock-gating and its application to low power design of sequential circuits
This paper models the clock behavior in a sequential circuit by a quaternary variable and uses this representation to propose and… Expand
  • table 1
  • table 3
  • figure 3
  • figure 4
  • figure 3
Is this relevant?
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy, Terms of Service, and Dataset License
ACCEPT & CONTINUE