Skip to search formSkip to main contentSkip to account menu

Clock gating

Known as: CG, Gating, Perfect clock gating 
Clock gating is a popular technique used in many synchronous circuits for reducing dynamic power dissipation. Clock gating saves power by adding more… 
Wikipedia (opens in a new tab)

Related topics

Related topics

19 relations
AMD 10hAMD Accelerated Processing UnitAsynchronous circuitCPU power dissipation

Broader (1)

Electronic design automation

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2014
2014
A high performance SEU-tolerant latch for nanoscale CMOS technology
This paper presents a high performance latch to tolerate radiation-induced single event upset in 45 nm CMOS technology. The latch… 
2010
2010
Area-Efficient Temporally Hardened by Design Flip-Flop Circuits
Two temporally hardened master-slave flip-flops are presented. Both designs utilize master latches containing Muller C-elements… 
2008
2008
Single photon avalanche photodiodes for near-infrared photon counting
InP-based single photon avalanche diodes (SPADs) have proven to be the most practical solution currently available for many… 
2008
2008
Activity and register placement aware gated clock network design
Clock gating is one of the most effective techniques to reduce clock network power dissipation. Although it has already been… 
2008
2008
Type-matching clock tree for zero skew clock gating
Clock skew minimization is always very important in the clock tree synthesis. Due to clock gating, the clock tree may include… 
2005
2005
Teaching low-power electronic design in electrical and computer engineering
Because of the continuous scaling of feature size and the increasing demand of mobile communication devices, power dissipation… 
2004
2004
An electromigration and thermal model of power wires for a priori high-level reliability prediction
In this paper, a simple power-distribution electrothermal model including the interconnect self-heating is used together with a… 
2003
2003
Comparing the Energy Efficiency of CMP and SMT Architectures for Multimedia Workloads
Chip multiprocessing (CMP) and simultaneous multithreading (SMT) are two recently adopted techniques for improving the throughput… 
1999
1999
Numerical Simulation of Laser-Induced Fluorescence Imaging in Shock-Layer Flows
Planar laser-induced fluorescence (PLIF) images of nitric oxide in hypersonic flow over a wedge and a hemisphere are compared… 
1975
1975
Testing the Linearity of Response of Gated Photomultipliers in Wide Dynamic Range Laser Radar Systems
Laser radar data acquisition systems have been utilized in conjunction with a light emitting diode to evaluate photomultipliers… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)