Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

AMD 10h

Known as: AMD Barcelona, Agena (processor), Barcelona processor 
The AMD Family 10h, or K10, is a microprocessor microarchitecture by AMD based on the K8 microarchitecture. Though there were once reports that the… Expand
Wikipedia

Related topics

Related topics

50 relations
3DNow!AMD K8AthlonBIOS
Expand

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2011
2011
Evaluation and optimization of multicore performance bottlenecks in supercomputing applications
The computation nodes of modern supercomputers commonly consist of multiple multicore processors. To maximize the performance of… Expand
  • figure 2
  • figure 1
  • figure 3
  • figure 4
  • figure 5
Highly Cited
2010
Highly Cited
2010
An auto-tuning framework for parallel multicore stencil computations
Although stencil auto-tuning has shown tremendous potential in effectively utilizing architectural resources, it has hitherto… Expand
2010
2010
NCID: a non-inclusive cache, inclusive directory architecture for flexible and efficient cache hierarchies
Chip-multiprocessor (CMP) architectures employ multi-level cache hierarchies with private L2 caches per core and a shared L3… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
2010
2010
Performance impact of resource contention in multicore systems
Resource sharing in commodity multicore processors can have a significant impact on the performance of production applications… Expand
  • figure 1
  • figure 2
  • table I
  • table II
  • table III
Highly Cited
2009
Highly Cited
2009
Fine-grain Parallelism Using Multi-core, Cell/BE, and GPU Systems: Accelerating the Phylogenetic Likelihood Function
We are currently faced with the situation where applications have increasing computational demands and there is a wide selection… Expand
  • figure 1
  • figure 4
  • figure 6
  • figure 7
  • figure 8
Highly Cited
2009
Highly Cited
2009
A Multilevel Parallelization Framework for High-Order Stencil Computations
Stencil based computation on structured grids is a common kernel to broad scientific applications. The order of stencils… Expand
  • figure 1
  • figure 2
  • figure 4
  • figure 5
  • figure 6
2009
2009
Computing discrete transforms on the Cell Broadband Engine
Discrete transforms are of primary importance and fundamental kernels in many computationally intensive scientific applications… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Highly Cited
2008
Highly Cited
2008
Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures
Understanding the most efficient design and utilization of emerging multicore systems is one of the most challenging questions… Expand
2008
2008
pOSKI : An Extensible Autotuning Framework to Perform Optimized SpMVs on Multicore Architectures
We have developed pOSKI: the Parallel Optimized Sparse Kernel Interface – an autotuning framework to optimize Sparse Matrix… Expand
  • figure 1
  • table 1
  • figure 2
  • table 2
  • table 3
Highly Cited
2005
Highly Cited
2005
GRB 050509B: Constraints on Short Gamma-Ray Burst Models
We have obtained deep optical images with the Very Large Telescope at ESO of the first well-localized short-duration gamma-ray… Expand
  • figure 1
  • table 1
  • figure 2
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy, Terms of Service, and Dataset License
ACCEPT & CONTINUE