Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 234,975,805 papers from all fields of science
Search
Sign In
Create Free Account
PMOS logic
Known as:
PMOS
P-type metal-oxide-semiconductor logic uses p-channel metal-oxide-semiconductor field effect transistors (MOSFETs) to implement logic gates and other…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
23 relations
CMOS
Central processing unit
Depletion-load NMOS logic
EPROM
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2012
2012
PMOS based 1-Bit Full Adder Cell
Shiwani Singh
,
T. Sharma
,
K. G. Sharma
,
B. P. Singh
,
Suresh Gyan Vihar
2012
Corpus ID: 14050178
This paper presents post layout simulations of a new 8T full adder cell using a new 3T XOR gate implemented by pMOS transistors…
Expand
2012
2012
The influence of clock-gating on NBTI-induced delay degradation
J. Pachito
,
C. V. Martins
,
J. Semião
,
Marcelino B. Santos
,
I. Teixeira
,
João Paulo Teixeira
IEEE International Symposium on On-Line Testing…
2012
Corpus ID: 5183939
This paper presents an analysis of the implications of clock gating techniques on the increase of aging degradations in new node…
Expand
2010
2010
Multi-corner, energy-delay optimized, NBTI-aware flip-flop design
H. Abrishami
,
S. Hatami
,
Massoud Pedram
IEEE International Symposium on Quality…
2010
Corpus ID: 13000220
With the CMOS transistors being scaled to sub 45nm and lower, Negative Bias Temperature Instability (NBTI) has become a major…
Expand
2010
2010
Post-placement STI well width adjusting by geometric programming for device mobility enhancement in critical path
Jing Li
,
Bo Yang
,
Qing Dong
,
S. Nakatake
Proceedings of IEEE International Symposium on…
2010
Corpus ID: 8549450
Size of STI wells is another significant factor to affect the stress magnitude(device mobility) besides size of transistor active…
Expand
2005
2005
Embedded SiGe S/D PMOS on thin body SOI substrate with drive current enhancement
D. Zhang
,
B. Nguyen
,
+41 authors
J. Mogab
Digest of Technical Papers. Symposium on VLSI…
2005
Corpus ID: 27995089
We report for the first time PMOS drive current enhancement with in-situ boron doped SiGe incorporation in recessed S/D regions…
Expand
2005
2005
Low power SRAM techniques for handheld products
R. Islam
,
A. Brand
,
Dave Lippincott
ISLPED '05. Proceedings of the International…
2005
Corpus ID: 21532979
SRAM leakage constitutes a significant portion of the standby power budget of modern SoC products for handheld applications such…
Expand
2004
2004
6-T cell circuit dependent GOX SBD model for accurate prediction of observed vccmin test voltage dependency
K. Mueller
,
S. Gupta
,
S. Pae
,
M. Agostinelli
,
P. Aminzadeh
IEEE International Reliability Physics Symposium…
2004
Corpus ID: 35266794
The effect of oxide soft breakdown (SBD) on the reliability of a 6-T cache cell has been examined and a circuit based gate oxide…
Expand
Highly Cited
2000
Highly Cited
2000
A CMOS charge pump for low voltage operation
Y. Moisiadis
,
I. Bouras
,
A. Arapoyanni
IEEE International Symposium on Circuits and…
2000
Corpus ID: 17976089
This paper proposes a low-voltage, high performance charge pump circuit suitable for implementation in standard CMOS technologies…
Expand
2000
2000
A 12.5 GHz back-gate tuned CMOS voltage controlled oscillator
A. Mostafa
,
M. El-Gamal
ICECS . 7th IEEE International Conference on…
2000
Corpus ID: 57490309
This paper presents the design and measurements of a 12.5 GHz CMOS VCO. The circuit is an LC oscillator using an integrated…
Expand
1996
1996
Demonstration of a 6H-SiC CMOS technology
D. Slater
,
Gregory M. Johnson
,
L. Lipkin
,
A. Suvorov
,
J. Palmour
54th Annual Device Research Conference Digest
1996
Corpus ID: 22715706
Recent improvements in 6H-SiC enhancement-mode NMOS and PMOS device fabrication and performance have resulted in operational…
Expand