Skip to search formSkip to main contentSkip to account menu

Network on a chip

Known as: On-chip network, Network-on-a-chip, Network on chip 
Network on chip or network on a chip (NoC or NOC) is a communication subsystem on an integrated circuit (commonly called a "chip"), typically between… 
Wikipedia (opens in a new tab)

Related topics

Related topics

32 relations
Asynchronous circuitCMOSClock signalCloud computing

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2018
2018
Architecting a Secure Wireless Network-on-Chip
With increasing integration in SoCs, the Network-on-Chip (NoC) connecting cores and accelerators is of paramount importance to… 
Highly Cited
2013
Highly Cited
2013
Opportunistic Spectrum Access Using Partially Overlapping Channels: Graphical Game and Uncoupled Learning
This article investigates the problem of distributed channel selection in opportunistic spectrum access (OSA) networks with… 
2012
2012
Design and evaluation of Mesh-of-Tree based Network-on-Chip using virtual channel router
Highly Cited
2011
Highly Cited
2011
Q-learning based congestion-aware routing algorithm for on-chip network
Network congestion can limit performance of NoC due to increased transmission latency and power consumption. Congestion-aware… 
Review
2008
Review
2008
A theoretical and experimental study of geometric networks
• A submitted manuscript is the author's version of the article upon submission and before peer-review. There can be important… 
Highly Cited
2007
Highly Cited
2007
An Analytical Performance Model for the Spidergon NoC
Highly Cited
2005
Highly Cited
2005
Building Predictable Systems on Chip: An Analysis of Guaranteed Communication in the Aethereal Network on Chip
As the complexity of Systems-on-Chip (SoC) is growing, meeting real-time requirements is becoming increasingly difficult… 
Highly Cited
2005
Highly Cited
2005
Power-aware test scheduling in network-on-chip using variable-rate on-chip clocking
Network-on-chip is the new paradigm in core-based system design. Reuse of the on-chip communication network for NoC test is… 
Highly Cited
2004
Highly Cited
2004
Comparative analysis of serial vs parallel links in NoC
An analytical model is employed to characterize and compare serial and parallel communication techniques in NoC interconnects… 
2002
2002
A fuzzy diagnosis approach using dynamic fault trees
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)