Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Finite state machine with datapath

Known as: FSMD 
A Finite State Machine with Datapath (FSMD) is a mathematical abstraction that is sometimes used to design digital logic or computer programs. An… Expand
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2018
2018
In this paper it is shown that many different methods can be used to synthesize a finite state machine with datapath of… Expand
  • figure 1
  • figure 3
  • figure 2
  • figure 5
  • figure 4
Is this relevant?
Review
2018
Review
2018
The initial behavioral specification goes through significant optimizing transformations before being mapped to architecture… Expand
Is this relevant?
2013
2013
A hard disk drive (HDD) failure may cause serious data loss and catastrophic consequences. Online health monitoring provides… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2011
2011
As it is evident from most of the sessions of this conference, co-design, synthesis, and formalisms that enable co-design, co… Expand
Is this relevant?
2010
2010
In this chapter, we introduce an important building block for efficient custom hardware design: the Finite State Machine with… Expand
Is this relevant?
2008
2008
High-Level Synthesis (HLS) comprises translating a behavioral specification into its corresponding Register Transfer Level (RTL… Expand
  • figure 1
Is this relevant?
2004
2004
This paper presents a methodology for the formal verification of scheduling during High-Level Synthesis(HLS). A notion of… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 5
  • figure 4
Is this relevant?
2004
2004
Resent investigations have shown the very good results of digital systems and circuits optimization using integration of dynamic… Expand
  • figure 1
  • table 1
  • table 3
  • table 2
  • table 4
Is this relevant?
2002
2002
In order to improve the productivity of current register transfer level (RTL) design practice, we argue that a new methodology of… Expand
  • figure 1
  • figure 3
  • figure 2
  • figure 4
  • figure 5
Is this relevant?
2000
2000
This paper presents a complete methodology to design a totally self-checking (TSC) sequential system based on the generic… Expand
  • figure 1
  • figure 3
  • figure 2
  • figure 4
  • figure 5
Is this relevant?