• Publications
  • Influence
Factors affecting ERP system adoption: A comparative analysis between SMEs and large companies
TLDR
We show that business complexity, as a composed factor, is a weak predictor of ERP adoption. Expand
  • 439
  • 38
ReSP: A Nonintrusive Transaction-Level Reflective MPSoC Simulation Platform for Design Space Exploration
TLDR
This paper presents reflective simulation platform (ReSP), a transaction-level multiprocessor simulation platform based on the integration of SystemC and Python. Expand
  • 62
  • 10
  • PDF
An instruction-level energy model for embedded VLIW architectures
TLDR
In this paper, an instruction-level energy model is proposed for the data-path of very long instruction word (VLIW) pipelined processors that can be used to provide accurate power consumption information during either an instruction level simulation or power-oriented scheduling at compile time. Expand
  • 58
  • 10
  • PDF
Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems
TLDR
In microprocessor-based systems, large power savings can be achieved through reduction of the transition activity of the on- and off-chip buses. Expand
  • 317
  • 8
  • PDF
Ant Colony Heuristic for Mapping and Scheduling Tasks and Communications on Heterogeneous Embedded Systems
TLDR
We propose an ant colony optimization heuristic that, given a model of the target architecture and the application, efficiently executes both scheduling and mapping to optimize the application performance. Expand
  • 126
  • 6
  • PDF
Implicit test generation for behavioral VHDL models
TLDR
This paper proposes a behavioral-level test pattern generation algorithm for behavioral VHDL descriptions based on the comparison between the implicit description of the fault-free behavior and the faulty behavior, obtained through a new behavioral fault model. Expand
  • 98
  • 6
A design framework to efficiently explore energy-delay tradeoffs
TLDR
We propose a system-level design methodology for the efficient exploration of the memory architecture from the energy-delay combined perspective with respect to the tuning parameters of the cache architecture. Expand
  • 54
  • 4
  • PDF
BlueSentinel: a first approach using iBeacon for an energy efficient occupancy detection system
In the last years, the concept of smart buildings has been proposed and proved to be an effective solution to tackle the problem of reducing the power consumption of complex (both residential andExpand
  • 60
  • 4
  • PDF
Internal and External Bitstream Relocation for Partial Dynamic Reconfiguration
TLDR
The research described in this paper shows how the runtime relocation of a reconfigurable component can be obtained using a system component that is able to update the bitstream information, moving the reconfigable module in the desired position. Expand
  • 47
  • 4
Test Generation and Testability Alternatives Exploration of Critical Algorithms for Embedded Applications
TLDR
This paper presents an innovative error model for algorithmic (behavioral) descriptions, which allows for the generation of behavioral test patterns that are used to perform the exploration of design alternatives based on testability. Expand
  • 30
  • 4