Skip to search formSkip to main contentSkip to account menu

CAS latency

Known as: CAS, Memory access time, CL 
Column Access Strobe (CAS) latency, or CL, is the delay time between the moment a memory controller tells the memory module to access a particular… 
Wikipedia (opens in a new tab)

Related topics

Related topics

18 relations
AMD 10hComputer data storageDouble data rateDynamic random-access memory

Broader (1)

Computer memory

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2014
2014
Management and optimization for nonvolatile memory-based hybrid scratchpad memory on multicore embedded processors
The recent emergence of various Non-Volatile Memories (NVMs), with many attractive characteristics such as low leakage power and… 
2000
2000
Efficient ECC-Based Directory Implementations for Scalable Multiprocessors
With increasing chip densities, next-generation microprocessor designs have the opportunity to integrate many of the traditional… 
1997
1997
The hierarchical multi-bank DRAM: a high-performance architecture for memory integrated with processors
A microprocessor integrated with DRAM on the same die has the potential to improve system performance by reducing the memory… 
Review
1997
Review
1997
Design of the 21174 Memory Controller for DIGITAL Personal Workstations
Vol. 9 No. 2 1997 57 As microprocessor performance has relentlessly improved in recent years, it has become increasingly… 
1996
1996
The Performance Implications of Locality Information Usage in Shared-Memory . . .
  • 1996
  • Corpus ID: 14788796
caches used in scalable shared-memory architectures can avoid high memory access time only if data is referenced within the… 
1996
1996
UltraSPARC-II: the advancement of ultracomputing
UltraSPARC-II extends the family of Sun's 64-bit SPARC V9 microprocessors, building on the UltraSPARC-I pipeline and adding… 
1995
1995
Conflict-Free Access for Streams in Multimodule Memories
Address transformation schemes, such as skewing and linear transformations, have been proposed to achieve conflict-free access… 
1994
1994
Using virtual lines to enhance locality exploitation
Because the spatial locality of numerical codes is significant, the potential for performance improvements is important. However… 
1992
1992
Compilation-based prefetching for memory latency tolerance
Program locality is typically considered at a macroscopic level corresponding to aggregate program behavior. We investigate… 
1992
1992
Memory Latency Effects in Decoupled Architectures with a Single Data Memory Module
Decoupled computer architectures partition the memory access and execute functions in a computer program and achieve high… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)