Skip to search formSkip to main contentSkip to account menu

CAS latency

Known as: CAS, Memory access time, CL 
Column Access Strobe (CAS) latency, or CL, is the delay time between the moment a memory controller tells the memory module to access a particular… 
Wikipedia (opens in a new tab)

Related topics

Related topics

18 relations
AMD 10hComputer data storageDouble data rateDynamic random-access memory

Broader (1)

Computer memory

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2011
2011
Designing fast architecture-sensitive tree search on modern multicore/many-core processors
In-memory tree structured index search is a fundamental database operation. Modern processors provide tremendous computing power… 
2009
2009
Application Exploration for 3-D Integrated Circuits: TCAM, FIFO, and FFT Case Studies
3-D stacking and integration can provide system advantages. This paper explores application drivers and computer-aided design… 
2006
2006
Memory latency consideration for load sharing on heterogeneous network of workstations
2006
2006
An Evaluation of Parallel Grid Construction for Ray Tracing Dynamic Scenes
We describe and analyze several ways to parallelize the rebuild of a grid acceleration structure used for interactive ray tracing… 
2005
2005
Data space-oriented tiling for enhancing locality
Improving locality of data references is becoming increasingly important due to increasing gap between processor cycle times and… 
1998
1998
Evaluation of Existing Architectures in IRAM Systems
Computer memory systems are increasingly a bottleneck limiting application performance. IRAM architectures, which integrate a CPU… 
Review
1994
Review
1994
Predicting and precluding problems with memory latency
By examining the rate at which successive generations of processor and DRAM cycle times have been diverging over time, we can… 
1993
1993
Design of a self-testing and self-repairing structure for highly hierarchical ultra-large capacity memory chips
  • Tom ChenG. Sunada
  • IEEE Transactions on Very Large Scale Integration…
  • 1993
  • Corpus ID: 35948898
A memory architecture with the capability of self-testing and self-repairing is presented. The contributions of this memory… 
Highly Cited
1991
Highly Cited
1991
A unified systolic array for discrete cosine and sine transforms
A linear systolic array for the discrete cosine transform, discrete sine transform, and their inverses is developed. It generates… 
1980
1980
Circuit Implementation of Fusible Redundant Addresses on RAMs for Productivity Enhancement
This paper describes the circuit schemes used to substitute redundant storage locations for defective ones found during testing… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)