Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 218,258,700 papers from all fields of science
Search
Sign In
Create Free Account
Dynamic random-access memory
Known as:
Synchronous graphics RAM
, Dynamic Random access memory
, BEDO (RAM)
Expand
Dynamic random-access memory (DRAM) is a type of random-access memory that stores each bit of data in a separate capacitor within an integrated…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
49 relations
Apple Watch
Application-specific integrated circuit
CPU cache
Cold boot attack
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2012
Highly Cited
2012
Hybrid memory cube new DRAM architecture increases density and performance
Joe M. Jeddeloh
,
B. Keeth
Symposium on VLSI Technology
2012
Corpus ID: 20338176
Multi-core processor performance is limited by memory system bandwidth. The Hybrid Memory Cube is a three-dimensional DRAM…
Expand
Highly Cited
2005
Highly Cited
2005
Nanoscale memory elements based on solid-state electrolytes
M. Kozicki
,
Mira Park
,
M. Mitkova
IEEE transactions on nanotechnology
2005
Corpus ID: 8886095
We report on the fabrication and characterization of nanoscale memory elements based on solid electrolytes. When combined with…
Expand
Highly Cited
2003
Highly Cited
2003
Magnetically engineered spintronic sensors and memory
S. Parkin
,
Xin Jiang
,
C. Kaiser
,
A. Panchula
,
K. Roche
,
M. Samant
Proceedings of the IEEE
2003
Corpus ID: 61238789
The discovery of enhanced magnetoresistance and oscillatory interlayer exchange coupling in transition metal multilayers just…
Expand
Review
2001
Review
2001
Design of High-Performance Microprocessor Circuits
A. Chandrakasan
,
W. Bowhill
,
F. Fox
2001
Corpus ID: 60574262
From the Publisher: This book covers the design of next generation microprocessors in deep submicron CMOS technologies. The…
Expand
2000
2000
Dynamic Random Access Memory
Kuo-Hsing Cheng
The VLSI Handbook
2000
Corpus ID: 44445006
A DRAM is operated based upon an external clock input, a column enable, and a row enable. The DRAM is accessed and row and column…
Expand
Highly Cited
1998
Highly Cited
1998
HIGH-DIELECTRIC CONSTANT THIN FILMS FOR DYNAMIC RANDOM ACCESS MEMORIES (DRAM)
J. Scott
1998
Corpus ID: 55276853
▪ Abstract We discuss high-dielectric films, in general, oxide ferroelectrics based on simple perovskite structures and related…
Expand
1994
1994
A proposed SEU tolerant dynamic random access memory (DRAM) cell
G. Agrawal
,
L. Massengill
,
K. Gulati
1994
Corpus ID: 14776249
A novel DRAM cell technology consisting of an n-channel access transistor and a bootstrapped storage capacitor with an integrated…
Expand
Highly Cited
1979
Highly Cited
1979
A fault-tolerant 64K dynamic random-access memory
R. Cenker
,
D. Clemons
,
W. Huber
,
J. Petrizzi
,
F. Procyk
,
G. Trout
IEEE Transactions on Electron Devices
1979
Corpus ID: 41174867
A 64K dynamic MOS RAM with features and performance fully compatible with current 16K RAM's has been designed and characterized…
Expand
Review
1979
Review
1979
One-device cells for dynamic random-access memories: A tutorial
V. L. Rideout
IEEE Transactions on Electron Devices
1979
Corpus ID: 40954639
The evolutionary development of one-device cells for dynamic random-access memory (RAM) integrated circuits is described in this…
Expand
1973
1973
A 4K MOS dynamic random-access memory
R. Abbott
,
W. Regitz
,
J. Karp
1973
Corpus ID: 62629468
Presents one version of a 4K dynamic MOS random-access memory utilizing a 3 device/bit cell with an area of less than 2 mil/SUP 2…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE
or Only Accept Required