Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 227,213,199 papers from all fields of science
Search
Sign In
Create Free Account
Dynamic random-access memory
Known as:
Synchronous graphics RAM
, Dynamic Random access memory
, BEDO (RAM)
Expand
Dynamic random-access memory (DRAM) is a type of random-access memory that stores each bit of data in a separate capacitor within an integrated…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
49 relations
Apple Watch
Application-specific integrated circuit
CPU cache
Cold boot attack
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
Review
2014
Review
2014
Three dimensional dynamic random access memory
T. Kirihata
4th IEEE International Workshop on Low…
2014
Corpus ID: 30603112
We review high-density embedded 3D DRAM cache, industry 3D stacked DDR3 and wide IO mobile DRAM along with more recent Hybrid…
Expand
2012
2012
Dynamic random-access memories without sense amplifiers
S. Sharroush
,
Y. Abdalla
,
A. Dessouki
,
E. El-Badawy
Elektrotech. Informationstechnik
2012
Corpus ID: 13286329
ZusammenfassungWährend des Leseprozesses von dynamischen Ein-Transistor-/Ein-Kondensator-DRAM-Speicherzellen (1T-1C DRAM) ist es…
Expand
2010
2010
Dynamic random access memory (dram) refresh
ペレイ,ペリー,エイチ,サード
,
ホークストラ,ジョージ,ピー
2010
Corpus ID: 108335599
A method for refreshing a Dynamic Random Access Memory (DRAM) includes performing a refresh on at least a portion of the DRAM at…
Expand
Review
2003
Review
2003
Embedded dynamic random access memory
T. Kirihata
International Symposium on VLSI Technology…
2003
Corpus ID: 53778549
For several decades, the 1-transistor Dynamic Random Access Memory (DRAM) has been the dominant choice for high density and low…
Expand
Review
1999
Review
1999
Dynamic Random Access Memory: A Survey
T. Mitra
1999
Corpus ID: 18354331
The increasing gap between processor speed and main memory latency has accelerated the development of various innovative…
Expand
Highly Cited
1999
Highly Cited
1999
A Programmable BIST Core for Embedded DRAM
Chih-Tsun Huang
,
Jing-Reng Huang
,
Chi-Feng Wu
,
Cheng-Wen Wu
,
Tsin-Yuan Chang
IEEE Design & Test of Computers
1999
Corpus ID: 28276441
The programmable BIST design presented here supports various test modes using a simple controller. With the March C algorithm…
Expand
Highly Cited
1997
Highly Cited
1997
Magnetic Tunneling Applied to Memory (Invited)
J. Daughton
1997
Corpus ID: 49474449
Random access magnetoresistive memories have been designed using anisotropic magnetoresistive (AMR) material and more recently…
Expand
1986
1986
Neutron Dosimeter Using a Dynamic Random Access Memory as a Sensor
J. Lund
,
F. Sinclair
,
G. Entine
IEEE Transactions on Nuclear Science
1986
Corpus ID: 7375805
Soft errors in memory devices caused by ionizing radiation are well known. This sensitivity means that dynamic random access…
Expand
1980
1980
An 18K bipolar dynamic random access memory
R. F. Penoyer
,
B. El-Kareh
,
R. Houghton
,
P. Lane
,
T. A. Selfridge
IEEE Journal of Solid-State Circuits
1980
Corpus ID: 30485327
A 2K/spl times/9 bipolar dynamic random access memory (RAM) experimental chip is described with a 75 ns and 300 ns access and…
Expand
1973
1973
A 4K MOS dynamic random-access memory
R. Abbott
,
W. Regitz
,
J. Karp
1973
Corpus ID: 62629468
Presents one version of a 4K dynamic MOS random-access memory utilizing a 3 device/bit cell with an area of less than 2 mil/SUP 2…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE