Skip to search formSkip to main contentSkip to account menu

OpenRISC 1200

Known as: OR1200 
A synthesizable CPU core, it was for many years maintained by developers at OpenCores.org, although, since 2015, that activity has now been taken… 
Wikipedia (opens in a new tab)

Related topics

Related topics

18 relations
ARM architectureApplication-specific integrated circuitCPU cacheDhrystone

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2019
2019
Radiation Hardened Design of Pipeline and Register File in Processor
With the development of aerospace technology and integrated circuit (IC) technology, the processor, as the core component of the… 
2017
2017
Exploiting the analog properties of digital circuits for malicious hardware
While the move to smaller transistors has been a boon for performance it has dramatically increased the cost to fabricate chips… 
2015
2015
Event-driven transient error propagation: A scalable and accurate soft error rate estimation approach
Fast and accurate soft error vulnerability assessment is an integral part of cost-effective robust system design. The de facto… 
2014
2014
EAGLE: A regression model for fault coverage estimation using a simulation based metric
Evaluating the fault coverage of manufacturing tests has become a time-consuming process due to today's large and complex digital… 
2013
2013
Algorithm and Architecture Design of Human–Machine Interaction in Foreground Object Detection With Dynamic Scene
In the field of intelligent visual surveillance, the topic of tolerating background motions while detecting foreground motions in… 
2011
2011
Variation-Conscious Formal Timing Verification in RTL
ariations in timing can occur due to multiple sources on a chip. Many circuit level statistical techniques are used to analyze… 
2010
2010
UART integration in OR1200 based SOC design
UART is a kind of serial communication interface. It is widely used in data exchange between microprocessor and peripheral… 
2009
2009
Compiler/hardware assisted application code and data security in embedded systems
Embedded systems have stepped deeper into Integrated Avionics systems, and security is becoming an important concern. Most… 
2008
2008
Performance Improvement and Low Power Design of Embedded Processor
This paper presents a branch prediction algorithm and a 4-way set-associative cache for performance improvement of 32-bit RISC… 
2007
2007
Secure IP downloading for SRAM FPGAs
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)