Skip to search formSkip to main contentSkip to account menu

OpenRISC 1200

Known as: OR1200 
A synthesizable CPU core, it was for many years maintained by developers at OpenCores.org, although, since 2015, that activity has now been taken… 
Wikipedia (opens in a new tab)

Related topics

Related topics

18 relations
ARM architectureApplication-specific integrated circuitCPU cacheDhrystone

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2018
2018
Defeating Hardware Trojans trough on-chip Software Obfuscation
Due to the competitive nature of the embedded-system market, and the ever-increasing complexity of integrated circuits, most… 
2017
2017
Design of High-speed Dynamic Packet Filtering Firewall for IPv6 based on FPGA
Network security issues are becoming increasingly acute. A computer network exposed to the Internet without any security… 
2013
2013
High Speed Fault Injection Tool Implemented With Verilog HDL on FPGA for Testing Fault Tolerance Designs
This paper presents an FPGA-based fault injection tool, called FITO that supports several synthesizable fault models for… 
2013
2013
Design of AMBA AHB interface around OpenRISC 1200 processor and comparing the implementation with existing architecture
Open source Components are gaining popularity because they not only reduce the cost significantly but also provide power to the… 
2012
2012
PERFORMANCE EVALUATION OF OR1200 PROCESSOR WITH EVOLUTIONARY PARALLEL HPRC USING GEP
In this fast computing era, most of the embedded system requires more computing power to complete the complex function/ task at… 
2009
2009
Design of Embedded Ethernet Based on OR1200 microprocessor
While many people domestic and overseas are focusing on combing embedded systems with Internet, Combining the development of… 
2009
2009
SHARPE: Variation-Aware Formal Statistical Timing Analysis in RTL
—Variations in timing can occur due to multiple sources on a chip. Many circuit level statistical techniques are used to analyze… 
2009
2009
Embedded system design of open source microprocessor OR1200
This paper introduces the design schedule of embedded SoC based on OpenRISC1200 which is a 32 bit open source code.The hardware… 
2008
2008
Real-time trace for performance analysis in OR1200 = 성능 분석을 위한 리얼타임 트레이스
2005
2005
MP3 decoding on OpenRISC 1200, an open source RISC microcontroller.
OpenRISC er en fritt tilgjengelig mikrokontroller, med tilhorende utviklingsverktoy. Ekstra moduler kan kobles til den, og dermed…