Kwangmyoung Kang

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
This paper presents a branch prediction algorithm and a 4-way set-associative cache for performance improvement of 32-bit RISC processor and a clock gating algorithm using ODC (observability don't care) operation for a low-power processor. The branch prediction algorithm has a structure using BTB (branch target buffer) and 4-way set associative cache using(More)
  • 1