Skip to search formSkip to main contentSkip to account menu

Architectural state

The architectural state is the part of the CPU which holds the state of a process, this includes: * Control registers * Instruction Flag Registers… 
Wikipedia (opens in a new tab)

Related topics

Related topics

8 relations
Arithmetic logic unitBarrel processorCentral processing unitControl register

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2018
2018
Instruction-Level Abstraction (ILA)
Modern Systems-on-Chip (SoC) designs are increasingly heterogeneous and contain specialized semi-programmable accelerators in… 
Highly Cited
2016
Highly Cited
2016
Approxilyzer: Towards a systematic framework for instruction-level approximate computing and its application to hardware resiliency
Approximate computing environments trade off computational accuracy for improvements in performance, energy, and resiliency cost… 
2014
2014
BarrierPoint: Sampled simulation of multi-threaded applications
Sampling is a well-known technique to speed up architectural simulation of long-running workloads while maintaining accurate… 
Highly Cited
2011
Highly Cited
2011
A 45 nm Resilient Microprocessor Core for Dynamic Variation Tolerance
A 45 nm microprocessor core integrates resilient error-detection and recovery circuits to mitigate the clock frequency (FCLK… 
Review
2011
Review
2011
Error Tolerance in Server Class Processors
This paper provides: 1) a very brief motivation and technological trend data to show why hard and soft errors are expected to be… 
2011
2011
Portable trace compression through instruction interpretation
Execution traces are a useful tool in studying processor and program behavior. However, the amount of information that needs to… 
2009
2009
Constraint-Based Local Search for the Automatic Generation of Architectural Tests
This paper considers the automatic generation of architectural tests (ATGP), a fundamental problem in processor validation. ATGPs… 
Highly Cited
2007
Highly Cited
2007
Perturbation-based Fault Screening
Fault screeners are a new breed of fault identification technique that can probabilistically detect if a transient fault has… 
2006
2006
CP with Architectural State Lookup for Functional Test Generation
Constraint programming (CP) is a powerful technology that has proved very useful in random functional test generation. On the… 
Highly Cited
2004
Highly Cited
2004
Characterizing the effects of transient faults on a high-performance processor pipeline
The progression of implementation technologies into the sub-100 nanometer lithographies renew the importance of understanding and… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)