Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 235,422,836 papers from all fields of science
Search
Sign In
Create Free Account
Wide-issue
A wide-issue architecture is a computer processor that issues more than one instruction per clock cycle. They can be considered in three broad types…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
5 relations
Explicitly parallel instruction computing
Out-of-order execution
Static single assignment form
Very long instruction word
Broader (1)
Parallel computing
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2012
2012
Analysis and Optimization of Financial Analytics Benchmark on Modern Multi- and Many-core IA-Based Architectures
M. Smelyanskiy
,
J. Sewall
,
+10 authors
Ekaterina Gonina
SC Companion: High Performance Computing…
2012
Corpus ID: 14213320
In the past 20 years, computerization has driven explosive growth in the volume of financial markets and in the variety of traded…
Expand
2007
2007
Keynotes
International Conference on Parallel…
2007
Corpus ID: 264024921
2006
2006
A two-level hybrid select logic for wide-issue superscalar processors
Junwei Zhou
,
A. Mason
IEEE International Symposium on Circuits and…
2006
Corpus ID: 19006955
In a superscalar processor, select logic within the critical path of the instruction queue has become a performance bottleneck…
Expand
2004
2004
Design of wide-issue high-frequency processors in wire delay dominated technologies
Hrishikesh Sathyavasu Murukkathampoondi
,
C. Chase
,
D. Burger
2004
Corpus ID: 60936006
Processor designers have increased performance by improving two parameters—clock frequency and the number of instructions…
Expand
2002
2002
Using rewriting rules and positive equality to formally verify wide-issue out-of-order microprocessors with a reorder buffer
M. Velev
Proceedings Design, Automation and Test in…
2002
Corpus ID: 14933899
Rewriting rules and positive equality are combined in an automatic way in order to formally verify out-of-order processors that…
Expand
2000
2000
On some implementation issues for value prediction on wide-issue ILP processors
Sang Jeong Lee
,
P. Yew
Proceedings International Conference on Parallel…
2000
Corpus ID: 5627544
In this paper we look at two issues which could affect the performance of value prediction on wide-issue ILP processors. One is…
Expand
1999
1999
Decoupling local variable accesses in a wide-issue superscalar processor
ChoSangyeun
,
YewPen-Chung
,
LeeGyungho
1999
Corpus ID: 215947562
Providing adequate data bandwidth is extremely important for a wide-issue superscalar processor to achieve its full performance…
Expand
1999
1999
An Evaluation of Different DLP Alternatives for the Embedded Media Domain
E. Salam
,
J. Corbal
,
M. Valero
,
R. Espasa
1999
Corpus ID: 14122881
The importance of media processing has produced a revolution in the design of embedded processors. In order to face the high…
Expand
1999
1999
Multiple Branch Prediction for Wide-Issue Superscalar
Shu-Lin Hwang
,
Cheng Chen
,
F. Lai
1999
Corpus ID: 6670916
Modern micro-architectures employ superscalar techniques to enhance system performance. Since the superscalar microprocessors…
Expand
1999
1999
Automatic Design of Custom Wide-Issue Counterflow Pipelines
B. Childers
,
J. Davidson
1999
Corpus ID: 18376995
Application-specific processor design is a promising approach for meeting the performance and cost goals of a system. Application…
Expand