Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 226,495,979 papers from all fields of science
Search
Sign In
Create Free Account
Explicitly parallel instruction computing
Known as:
EPIC
, Epic architecture
, Intel EPIC
Explicitly parallel instruction computing (EPIC) is a term coined in 1997 by the HP–Intel alliance to describe a computing paradigm that researchers…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
30 relations
Backward compatibility
Burroughs large systems
CPU cache
Clock rate
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2018
2018
On the Issue of Origin of the Yakut Epic Olonkho
V. N. Ivanov
,
A. F. Koriakina
,
Gulnara E. Savvinova
,
R. Anisimov
2018
Corpus ID: 59455924
The issue on the origin of the Yakut heroic epic Olonkho was covered in works in history and ethnography of the Yakuts back in…
Expand
2017
2017
Falcon : A Graph Manipulation Language for Distributed Heterogeneous Systems
Unnikrishnan Cheramangalath
2017
Corpus ID: 69312677
Graphs model relationships across real-world entities in web graphs, social network graphs, and road network graphs. Graph…
Expand
2016
2016
Explicit Parallel Instruction Computing
Pranjal Mathur
2016
Corpus ID: 36930166
: VLIW (Very Long Instruction Word) machines are highly parallel ILP (Instruction Level Parallelism) based architectures that…
Expand
2006
2006
Visual Availability and Fixation Memory in Modeling Visual Search using the EPIC Architecture
D. Kieras
,
S. Marshall
2006
Corpus ID: 39077969
A set of eye movement data from a visual search task using realistically complex and numerous stimuli was modeled with the EPIC…
Expand
2003
2003
Adaptive explicitly parallel instruction computing for embedded systems
Dong Hai-tao
2003
Corpus ID: 58428317
Reconfigurable hardware offers the embedded systems the potential for significant performance improvements by providing support…
Expand
2003
2003
Efficient resource management during instruction scheduling for the EPIC architectures
Dong-Yuan Chen
,
Lixia Liu
,
Chen Fu
,
Shuxin Yang
,
Chengyong Wu
,
Roy Ju
International Conference on Parallel…
2003
Corpus ID: 13561703
Effective and efficient modelling and management of hardware resources have always been critical toward generating highly…
Expand
2003
2003
A Comparative Analysis Between EPIC Statistic Instruction Scheduling and DTSVLIW Dynamic Instruction Scheduling
S. Santana
,
A. D. Souza
,
P. Rounce
2003
Corpus ID: 8338361
To achieve performance, Explicitly Parallel Instruction Computing (EPIC) systems take the responsibility of extracting…
Expand
2002
2002
Just-In-Time Java? Compilation for the Itanium® Processor
T. Shpeisman
,
Guei-Yuan Lueh
,
Ali-Reza Adl-Tabatabai
IEEE PACT
2002
Corpus ID: 249206186
Review
2001
Review
2001
Overview of IA-64 Explicitly Parallel Instruction Computing Architecture
P. Gepner
Parallel Processing and Applied Mathematics
2001
Corpus ID: 40877206
The intention of this paper is to provide an overview of the IA-64 Explicitly Parallel Instruction Computing(EPIC) architecture…
Expand
2000
2000
Automatic Design of VLIW and EPIC Instruction Formats
Shail Aditya
,
B. R. Rau
,
Richard Johnson
2000
Corpus ID: 5307384
instruction format design, template design, instruction-set architecture, abstract ISA, concrete ISA, VLIW processors, EPIC…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE