FAQ

Transport triggered architecture

Known as: Transport Triggered Architectures 
In computer architecture, a transport triggered architecture (TTA) is a kind of CPU design in which programs directly control the internal transport… (More)
Wikipedia

Topic mentions per year

Topic mentions per year

1991-2017
051019912017

Related topics

Related topics

23 relations
AccumulatorAddressing modeBusCPU power dissipation
(More)

Broader (1)

Computer architecture

Related mentions per year

Related mentions per year

1937-2018
19401960198020002020
Transport triggered architecture
Central processing unit
Run time
Embedded system
Control flow
Subroutine

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2008
2008
Context adaptive binary arithmetic decoding on transport triggered architecture
Video coding standards, such as MPEG-4, H.264, and VC1, define hybrid transform based block motion compensated techniques that… (More)
  • table 1
  • table 2
  • figure 1
  • table 3
  • figure 2
Is this relevant?
2006
2006
Loop Scheduling for Transport Triggered Architecture Processors
Compilation of programs for highly parallel processors requires efficient scheduling of parallel resources. The innermost loops… (More)
  • figure 1
  • figure 3
  • figure 2
  • figure 5
  • figure 4
Is this relevant?
2006
2006
Transport Triggered Architecture Processor for Mixed-Radix FFT
Transport triggered architecture (TTA) offers a cost-effective trade-off between the energy-efficiency and performance of an ASIC… (More)
  • figure 1
  • table I
  • table II
Is this relevant?
2005
2005
Design of transport triggered architecture processors for wireless encryption
Transport triggered architecture (TTA) offers a cost-effective trade-off between the size and performance of ASICs and the… (More)
  • figure 1
  • figure 2
  • table 1
  • figure 3
  • table 2
Is this relevant?
2005
2005
Scalable FIR filtering on transport triggered architecture processor
FIR filtering is an inevitable DSP operation in a wide variety of applications. In this paper, a processor based FIR filter… (More)
  • figure 1
  • figure 3
  • figure 2
  • figure 4
  • table I
Is this relevant?
2004
2004
TRANSPORT TRIGGERED ARCHITECTURES ON FPGA Technical Report
TAMPERE UNIVERSITY OF TECHNOLOGY Degree Program in Information Technology Digital and Computer Systems Niiranen, Miika Johannes… (More)
  • figure 2.1
  • figure 2.2
  • figure 2.3
  • figure 2.4
  • figure 2.5
Is this relevant?
2002
2002
Design of Transport Triggered Architecture Processor for Discrete Cosine Transform
The trend in programmable architectures for digital signal processing is to move towards high-level language programming and… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table I
Is this relevant?
2002
2002
Code Compression on Transport Triggered Architectures
Entropy coding is an efficient method for compressing information and it can be used to improve code density of processor… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
1999
1999
sTTAck: Stack Transport Triggered Architecture
Simplicity of Forth language allowed to build Forth based processors. But the common sequential computational approach has… (More)
Is this relevant?
1991
1991
Software Pipelining for Transport-Triggered Architectures
This paper discusses software pipelining for a new class of architectures that we call transport-triggered. These architectures… (More)
  • figure 1
  • figure 3
  • figure 4
  • table 1
  • figure 5
Is this relevant?