Skip to search formSkip to main contentSkip to account menu

Test compression

Test Compression is a technique used to reduce the time and cost of testing integrated circuits. The first ICs were tested with test vectors created… 
Wikipedia (opens in a new tab)

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2011
2011
At-speed scan testing may suffer from severe yield loss due to the launch safety problem, where test responses are invalidated by… 
2010
2010
Power consumption during at-speed scan-based testing can be significantly higher than that during normal functional mode in both… 
Highly Cited
2006
Highly Cited
2006
Combinational circuits implemented with exclusive-or gates are used for on-chip generation of deterministic test patterns from… 
Highly Cited
2006
Highly Cited
2006
We present an approach to prevent overtesting in scan-based delay test. The test data is transformed with respect to functional… 
2006
2006
A new methodology to increase the encoding efficiency of test compression based on linear feedback shift registers (LFSRs) is… 
Highly Cited
2005
Highly Cited
2005
This article mixes two encoding techniques to reduce test data volume, test pattern delivery time, and power dissipation in scan… 
2004
2004
ATPG tools generate test vectors assuming the zero delay model for logic gates. In reality, however, gates have finite rise and… 
Highly Cited
2003
Highly Cited
2003
We propose in this paper an extension on the Scan Chain Concealment technique to further reduce test time and volume requirement… 
Highly Cited
1987
Highly Cited
1987
A unified treatment of the various techniques to reduce the output data from a unit under test is given. The characteristics of…