Fault model

Known as: Fault models 
A fault model is an engineering model of something that could go wrong in the construction or operation of a piece of equipment. From the model, the… (More)
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2009
Highly Cited
2009
Decreasing hardware reliability is expected to impede the exploitation of increasing integration projected by Moore's Law. There… (More)
  • figure 1
  • table 1
  • table 2
  • figure 2
  • figure 3
Is this relevant?
Highly Cited
2007
Highly Cited
2007
To increase confidence in the correctness of specified policies, policy developers can conduct policy testing by supplying… (More)
  • figure 1
  • figure 2
  • table 1
  • figure 3
  • table 2
Is this relevant?
Highly Cited
2004
Highly Cited
2004
The progression of implementation technologies into the sub-100 nanometer lithographies renew the importance of understanding and… (More)
  • figure 2
  • figure 3
  • table 1
  • figure 4
  • figure 6
Is this relevant?
Highly Cited
2003
Highly Cited
2003
In this paper we describe a differential fault attack technique working against Substitution-Permutation Networks, and requiring… (More)
  • figure 1
  • table 2
  • table 1
  • table 3
Is this relevant?
Highly Cited
2002
Highly Cited
2002
In this paper we describe several fault attacks on the Advanced Encryption Standard (AES). First, using optical fault induction… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
1999
Highly Cited
1999
System-on-chips (SOCs) using ultra deep sub-micron (DSM) technologies and GHz clock frequencies have been predicted by the 1997… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
1993
Highly Cited
1993
This paper addresses the problem of simulating and generating tests for transition faults in nonscan and partial scan synchronous… (More)
  • figure 2
  • figure 3
  • figure 4
  • figure 5
  • table I
Is this relevant?
Highly Cited
1990
Highly Cited
1990
Testing static random access memories (SRAM’s) for all possible failures is not feasible. We have to restrict the class of faults… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
1989
Highly Cited
1989
1 Abstract The General Diagnostic Engine (GDE) provides an elegant and general framework for model-based diagnosis. However, like… (More)
  • figure 1
Is this relevant?
Highly Cited
1985
Highly Cited
1985
Delay testing of combinational logic in a clocked environment is analyzed. A model based upon paths is introduced for delay… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 5
  • figure 6
Is this relevant?