FAQ

Digital clock manager

Known as: Digital Frequency Synthesizer 
A digital clock manager (DCM) is an electronic component available on some FPGAs (notably ones produced by Xilinx). A DCM is useful for manipulating… (More)
Wikipedia

Topic mentions per year

Topic mentions per year

1972-2017
010203019722017

Related topics

Related topics

7 relations
Clock signalClock skewDelay-locked loopDuty cycle
(More)

Broader (1)

Digital electronics

Related mentions per year

Related mentions per year

1955-2018
1960198020002020
Digital clock manager
Field-programmable gate array
Duty cycle
Digital electronics
Phase-locked loop
Clock signal

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
Fpga Chip Identificaton Generator Using Digital Clock Manager
  • S.Rexlin Leveena
  • 2013
Physically Unclonable Functions (PUF) are commonly used in applications such as hardware security and property protection… (More)
  • figure 1
  • figure 3
  • figure 4
Is this relevant?
2010
2010
Direct Digital Frequency Synthesizer with CORDIC Algorithm and Taylor Series Approximation for Digital Receivers
In this document we are presenting a new approach to design an optimised Direct Digital Frequency Synthesizer (DDFS) for complex… (More)
  • figure 1
  • figure 2
  • table 1
  • table 2
  • figure 3
Is this relevant?
2009
2009
Window-Masked Segmented Digital Clock Manager-FPGA-Based Digital Pulsewidth Modulator Technique
This paper presents a new digital pulsewidth modulator (DPWM) architecture for field programmable gate array (FPGA)-based systems… (More)
  • figure 1
  • figure 3
  • figure 2
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2009
Highly Cited
2009
A Digital Frequency Synthesizer for Cognitive Radio Spectrum Sensing Applications
This paper presents a wideband digital frequency synthesizer architecture targeted for spectrum sensing applications. The… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 6
Is this relevant?
2008
2008
Segmented Digital Clock Manager- FPGA based Digital Pulse Width Modulator Technique
A new digital pulse width modulator (DPWM) design for a field programmable gate array (FPGA) based systems is presented in this… (More)
  • figure 1
  • figure 3
  • figure 4
  • figure 2
  • figure 5
Is this relevant?
Highly Cited
2007
Highly Cited
2007
All-Digital PLL With Ultra Fast Settling
A fully digital frequency synthesizer for RF wireless applications has recently been proposed. At its foundation lies a digitally… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2005
Highly Cited
2005
Phase-domain all-digital phase-locked loop
A fully digital frequency synthesizer for RF wireless applications has recently been proposed. At its foundation lies a digitally… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 7
Is this relevant?
Highly Cited
1999
Highly Cited
1999
A 100-MHz, 16-b, Direct Digital Frequency Synthesizer with a 100-dBc Spurious-Free Dynamic Range
This paper describes the architecture and the IC implementation of a direct digital frequency synthesizer (DDFS) that is based on… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
1997
1997
Digital Frequency Synthesizer/Modulator for Continuous-Phase Modulations with Slow Frequency Hopping
This paper gives a description of a modulator for burst-by-burst carrier frequency hopping in time-division multiple-access (TDMA… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table I
Is this relevant?
1995
1995
Low delay-power product CMOS design using one-hot residue coding
CMOS implementations of arithmetic units for One-Hot Residue encoded operands are presented. They are shown to reduce the delay… (More)
  • figure 2
  • figure 1
  • figure 5
  • figure 4
  • figure 6
Is this relevant?