Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 224,728,871 papers from all fields of science
Search
Sign In
Create Free Account
Delay-locked loop
Known as:
DLL
, Delay Locked Loop
, Delay lock loop
In electronics, a delay-locked loop (DLL) is a digital circuit similar to a phase-locked loop (PLL), with the main difference being the absence of an…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
11 relations
Asynchronous array of simple processors
Clock recovery
Clock signal
Digital clock manager
Expand
Broader (1)
Digital electronics
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2010
2010
Hybrid DPWM with Analog Delay Locked Loop
Xuzhen Shen
,
Xiaobo Wu
,
Jing Lu
,
Lin Qin
2010
Corpus ID: 17680370
—This paper presents an 11-bit hybrid digital pulse width modulator (DPWM). The DPWM includes a 5-bit counter and two 3-bit delay…
Expand
2006
2006
All-digital delay-locked loop/pulsewidth-control loop with adjustable duty cycles
You-Jen Wang
,
Shao-Ku Kao
,
Shen-Iuan Liu
IEEE Journal of Solid-State Circuits
2006
Corpus ID: 35730539
An all-digital delay-locked loop (DLL) and an all-digital pulsewidth-control loop (PWCL) with adjustable duty cycles are…
Expand
Highly Cited
2005
Highly Cited
2005
A wide-range and fast-locking all-digital cycle-controlled delay-locked loop
Hsiang-Hui Chang
,
Shen-Iuan Liu
IEEE Journal of Solid-State Circuits
2005
Corpus ID: 25695048
An all-digital cycle-controlled delay-locked loop (DLL) is presented to achieve wide range operation, fast lock and process…
Expand
2005
2005
A wide-range and fast-locking all-digital cycle-controlled delay-locked loop
Hsiang-Hui Chang
,
Shen-Iuan Liu
IEEE J. Solid State Circuits
2005
Corpus ID: 62684795
An all-digital cycle-controlled delay-locked loop (DLL) is presented to achieve wide range operation, fast lock and process…
Expand
Highly Cited
2001
Highly Cited
2001
A dual-loop delay-locked loop using multiple voltage-controlled delay lines
Yeon-Jae Jung
,
Seungwooi Lee
,
Daeyun Shim
,
Wonchan Kim
,
Changhyun Kim
,
Sooin Cho
IEEE J. Solid State Circuits
2001
Corpus ID: 16989906
This paper describes a dual-loop delay-locked loop (DLL) which overcomes the problem of a limited delay range by using multiple…
Expand
1998
1998
The Generalized Delay-Locked Loop
A. Wilde
Wireless personal communications
1998
Corpus ID: 25359793
The delay-locked loop (DLL) is a synchronization device that is widely used for PN-code tracking in spread spectrum systems. The…
Expand
1998
1998
A novel delay-locked loop based CMOS clock multiplier
D. Birru
1998
Corpus ID: 62230193
On-chip clock-rate multiplication is usually achieved using a phase-locked-loop (PLL) circuit. However, integration of such an…
Expand
1996
1996
Delay-locked loop with generalized detector characteristic
A. Wilde
Proceedings of ISSSTA'95 International Symposium…
1996
Corpus ID: 61894226
The delay-locked loop (DLL) is a synchronization device that is often used for PN-code tracking in spread spectrum systems. The…
Expand
1995
1995
Extended tracking range delay-locked loop
Andreas Wilde
Proceedings IEEE International Conference on…
1995
Corpus ID: 62587202
In spread spectrum systems PN-code tracking is a crucial performance aspect. The delay-locked loop (DLL) is an appropriate device…
Expand
1978
1978
Delay-Lock-Loop Mean Time to Lose Lock
J. Holmes
,
L. Biederman
IEEE Transactions on Communications
1978
Corpus ID: 62603184
A solution to the mean time to lose lock for a first order, pseudo-noise, code tracking loop is derived for both the fulltime…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE