Delay-locked loop

Known as: DLL, Delay Locked Loop, Delay lock loop 
In electronics, a delay-locked loop (DLL) is a digital circuit similar to a phase-locked loop (PLL), with the main difference being the absence of an… (More)
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2016
2016
Digital Delay-Locked Loops (DLLs) have been widely used in today's ICs for all kinds of timing control. Even though a digital DLL… (More)
Is this relevant?
Highly Cited
2007
Highly Cited
2007
A wide-range all-digital delay-locked loop (ADDLL) is presented to achieve low jitter, low power and process immunity. The… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2006
Highly Cited
2006
This paper introduces a fully synthesizable hybrid digital pulse width modulator (DPWM). The DPWM includes a digital delay locked… (More)
  • figure 1
  • figure 3
  • figure 4
  • figure 5
  • figure 6
Is this relevant?
2005
2005
Delay locked loops (DLLs) and phase locked loops (PLLs) are used in synchronous digital systems in order to improve timings, i.e… (More)
  • figure 3
  • figure 2
  • figure 5
  • figure 4
  • figure 6
Is this relevant?
2004
2004
The paper proposes a novel delay locked loop (DLL) for an ultra wideband-impulse radio (UWB-IR) system with time hopping/spread… (More)
  • figure 1
  • figure 4
  • figure 8
  • figure 9
  • table 1
Is this relevant?
Highly Cited
2001
Highly Cited
2001
This paper describes a dual-loop delay-locked loop (DLL) which overcomes the problem of a limited delay range by using multiple… (More)
  • figure 1
  • figure 2
  • figure 4
  • figure 3
  • figure 5
Is this relevant?
Highly Cited
2000
Highly Cited
2000
A successive approximation register-controlled delay-locked loop (SARDLL) has been fabricated in a 0.25-/spl mu/m standard n-well… (More)
  • figure 1
  • figure 3
  • figure 5
  • figure 6
  • figure 7
Is this relevant?
Highly Cited
2000
Highly Cited
2000
This paper describes an all-analog multiphase delay-locked loop (DLL) architecture that achieves both wide-range operation and… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 6
Is this relevant?
Highly Cited
1997
Highly Cited
1997
This paper describes a dual delay-locked loop architecture which achieves low jitter, unlimited (modulo 2 ) phase shift, and… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
1997
Highly Cited
1997
This paper demonstrates that it is possible to largely reduce GPS code and carrier multipath errors by using a specific receiver… (More)
  • figure 1
  • figure 3
  • figure 2
  • figure 4
  • figure 6
Is this relevant?