Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 225,693,209 papers from all fields of science
Search
Sign In
Create Free Account
Clock recovery
Known as:
CDR
, Clock and data recovery
, Clock/data recovery
Some digital data streams, especially high-speed serial data streams (such as the raw stream of data from the magnetic head of a disk drive and…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
25 relations
8b/10b encoding
Audio system measurements
Burst mode clock and data recovery
Carrier recovery
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2007
Highly Cited
2007
An 11-Mb/s 2.1-mW Synchronous Superregenerative Receiver at 2.4 GHz
F. X. Moncunill-Geniz
,
P. Pala-Schonwalder
,
Catherine Dehollain
,
N. Joehl
,
Michel Declercq
IEEE transactions on microwave theory and…
2007
Corpus ID: 14576013
This paper presents a low-voltage low-power high-speed superregenerative receiver operating in the 2.4-GHz industrial-scientific…
Expand
Highly Cited
2006
Highly Cited
2006
A 120-MHz–1.8-GHz CMOS DLL-Based Clock Generator for Dynamic Frequency Scaling
Jin-Han Kim
,
Young-Ho Kwak
,
Moo-young Kim
,
Soo-Won Kim
,
Chulwoo Kim
IEEE Journal of Solid-State Circuits
2006
Corpus ID: 40892453
A delay-locked loop (DLL)-based clock generator for dynamic frequency scaling has been developed in a 0.35-mum CMOS technology…
Expand
2006
2006
ARTEMIS: 40-gb/s all-optical self-routing node and network architecture employing asynchronous bit and packet-level optical signal processing
E. Kehayas
,
Konstantinos Vyrsokinos
,
L. Stampoulidis
,
K. Christodoulopoulos
,
Kyriakos Vlachos
,
H. Avramopoulos
Journal of Lightwave Technology
2006
Corpus ID: 13127678
A 40-Gb/s asynchronous self-routing network and node architecture that exploits bit and packet level optical signal processing to…
Expand
2006
2006
A 10Gb/s CMOS CDR and DEMUX IC with a Quarter-Rate Linear Phase Detector
Sangjin Byun
,
J. Lee
,
J. Shim
,
Kwangjoon Kim
,
Hyun-Kyu Yu
IEEE International Solid-State Circuits…
2006
Corpus ID: 22787636
A 10Gb/s CDR and DEMUX IC in a 0.13mum CMOS consumes 100mA from a 1.2V core supply and 205mA from a 2.5V I/O supply including 18…
Expand
2005
2005
Phase correlation between longitudinal modes in semiconductor self-pulsating DBR lasers
J. Renaudier
,
G. Duan
,
J. Provost
,
H. Debrégeas-Sillard
,
P. Gallion
IEEE Photonics Technology Letters
2005
Corpus ID: 44199600
Phase correlation leading to self-pulsation (SP) in semiconductor distributed Bragg reflector (DBR) lasers is investigated…
Expand
Highly Cited
2004
Highly Cited
2004
Ultralow timing jitter 40-Gb/s clock recovery using a self-starting optoelectronic oscillator
J. Lasri
,
P. Devgan
,
R. Tang
,
Prem Kumar
IEEE Photonics Technology Letters
2004
Corpus ID: 19983053
We demonstrate clock recovery with ultralow timing jitter by using a novel self-starting optoelectronic oscillator that is based…
Expand
2004
2004
9.3-10.4-GHz-band cross-coupled complementary oscillator with low phase-noise performance
L. Jia
,
Jianguo Ma
,
K. Yeo
,
M. Do
IEEE transactions on microwave theory and…
2004
Corpus ID: 14959986
A fully integrated 10-GHz-band voltage-controlled oscillator (VCO) has been designed and fabricated using commercial 0.18-/spl mu…
Expand
Highly Cited
2003
Highly Cited
2003
A 40 Gb/s clock and data recovery circuit in 0.18 μm CMOS technology
J. Lee
,
B. Razavi
2003
Corpus ID: 17286452
A phase-locked clock and data recovery circuit incorporates a multiphase LC oscillator and a quarter-rate bang-bang phase…
Expand
Highly Cited
2003
Highly Cited
2003
A 40 Gb/s clock and data recovery circuit in 0.18 /spl mu/m CMOS technology
Jri Lee
,
B. Razavi
IEEE International Solid-State Circuits…
2003
Corpus ID: 40514281
A 40-Gb/s clock recovery circuit incorporates a quarter-rate phase detector and a multiphase LC oscillator to retime the data and…
Expand
Highly Cited
2002
Highly Cited
2002
Clock recovery circuit for optical packets
C. Bintjas
,
K. Yiannopoulos
,
+4 authors
G. Guekos
IEEE Photonics Technology Letters
2002
Corpus ID: 42831839
We demonstrate an all-optical clock recovery circuit for operation with short data packets of 10-Gb/s rate. The circuit uses a…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE