• Publications
  • Influence
RF Microelectronics
  • 2,365
  • 173
Design of Analog CMOS Integrated Circuits
The CMOS technology area has quickly grown, calling for a new text--and here it is, covering the analysis and design of CMOS integrated circuits that practicing engineers need to master to succeed.Expand
  • 2,452
  • 114
Design considerations for direct-conversion receivers
This paper describes the issues and tradeoffs in the design and monolithic implementation of direct-conversion receivers and proposes circuit techniques that can alleviate the drawbacks of thisExpand
  • 1,155
  • 70
A study of phase noise in CMOS oscillators
This paper presents a study of phase noise in two inductorless CMOS oscillators. First-order analysis of a linear oscillatory system leads to a noise shaping function and a new definition of Q. AExpand
  • 893
  • 51
RF Microelectronics (2nd Edition) (Prentice Hall Communications Engineering and Emerging Technologies Series)
The Acclaimed RF Microelectronics Best-Seller, Expanded and Updated for the Newest Architectures, Circuits, and Devices Wireless communication has become almost as ubiquitous as electricity, but RFExpand
  • 235
  • 34
A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector
A 10-Gb/s phase-locked clock and data recovery circuit incorporates an interpolating voltage-controlled oscillator and a half-rate phase detector. The phase detector provides a linear characteristicExpand
  • 265
  • 26
Design Considerations for Interleaved ADCs
  • B. Razavi
  • Computer Science
  • IEEE Journal of Solid-State Circuits
  • 13 May 2013
Interleaving can relax the power-speed tradeoffs of analog-to-digital converters and reduce their metastability error rate while increasing the input capacitance. This paper quantifies the benefitsExpand
  • 150
  • 22
A study of oscillator jitter due to supply and substrate noise
This paper investigates the timing jitter of single-ended and differential CMOS ring oscillators due to supply and substrate noise. We calculate the jitter resulting from supply and substrate noise,Expand
  • 294
  • 20
Monolithic phase-locked loops and clock recovery circuits : theory and design
Featuring an extensive 40 page tutorial introduction, this carefully compiled anthology of 65 of the most important papers on phaselocked loops and clock recovery circuits brings you comprehensiveExpand
  • 391
  • 17
A 40 Gb/s clock and data recovery circuit in 0.18 μm CMOS technology
A phase-locked clock and data recovery circuit incorporates a multiphase LC oscillator and a quarter-rate bang-bang phase detector. The oscillator is based on differential excitation of a closed-loopExpand
  • 125
  • 17