Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Burst mode clock and data recovery

Known as: BM-CDR 
The passive optical network (PON) uses tree-like network topology. Due to the topology of PON, the transmission modes for downstream (that is, from… Expand
Wikipedia

Related topics

Related topics

5 relations
Clock recoveryInjection lockingOptical line terminationPassive optical network

Broader (1)

Clock signal

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2015
2015
A 10-Gb/s, 1.24 pJ/bit, Burst-Mode Clock and Data Recovery With Jitter Suppression
A burst mode clock and data recovery (BMCDR) circuit for 10 Gbps passive optical network (10G-PON) is presented. The proposed… Expand
Is this relevant?
2015
2015
A 2.5-Gb/s DLL-Based Burst-Mode Clock and Data Recovery Circuit With $4\times$ Oversampling
In this brief, a delay-locked loop (DLL)-based burst-mode clock and data recovery (BMCDR) circuit using a 4× oversampling… Expand
Is this relevant?
2012
2012
A 10 Gb/s burst-mode clock and data recovery circuit
We introduce a gated oscillator based on XONR/XOR cells and illustrate its working process. A half- rate BM-CDR circuit based on… Expand
Is this relevant?
2008
2008
A 20-Gb/s Burst-Mode Clock and Data Recovery Circuit Using Injection-Locking Technique
A 20-Gb/s clock and data recovery circuit incorporates injection-locking technique to achieve high-speed operation with low power… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2007
2007
A Multi-Band Burst-Mode Clock and Data Recovery Circuit
A multi-band burst-mode clock and data recovery (BMCDR) circuit is presented. The available data rates are 2488.32 Mbps, 1244.16… Expand
  • figure 1
  • figure 3
  • figure 2
  • figure 5
  • figure 4
Is this relevant?
2006
2006
A Wide-Range Burst Mode Clock and Data Recovery Circuit
This paper describes the design of a 0.625-3.125 Gbps, burst mode clock and data recovery circuit in a 0.18 mum CMOS process. A… Expand
  • figure 1
  • figure 3
  • figure 2
  • figure 5
  • figure 4
Is this relevant?
2006
2006
Burst-mode clock and data recovery in optical multiaccess networks using broad-band PLLs
Broad-band phase-locked loops (PLLs) are proposed for burst-mode clock and data recovery in optical multiaccess networks. Design… Expand
  • figure 1
  • table I
  • figure 3
  • figure 5
  • figure 4
Is this relevant?
2005
2005
A 2.5Gbps Burst-Mode Clock and Data Recovery Circuit
A 2.5Gbps burst-mode CDR circuit is fabricated in 0.18mum CMOS process. The data generator for this CDR circuit is presented with… Expand
  • figure 1
  • figure 6
  • figure 7
  • figure 8
  • figure 14
Is this relevant?
Highly Cited
2005
Highly Cited
2005
Classification of Bulk Metallic Glasses by Atomic Size Difference, Heat of Mixing and Period of Constituent Elements and Its Application to Characterization of the Main Alloying Element
Bulk metallic glasses (BMGs) have been classified according to the atomic size difference, heat of mixing (� H mix ) and period… Expand
  • table 1
  • table 2
  • table 3
  • figure 1
  • figure 2
Is this relevant?
2004
2004
A 10-Gbit/s CMOS-burst-mode clock and data recovery IC for a WDM/TDM-PON access network
We have developed a 10-Gbit/s burst-mode clock and data recovery IC for future WBM/TDM-PON access networks. A fabricated IC (CMOS… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 5
  • figure 4
Is this relevant?
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy, Terms of Service, and Dataset License
ACCEPT & CONTINUE