Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 230,668,864 papers from all fields of science
Search
Sign In
Create Free Account
Asynchronous array of simple processors
Known as:
Array
The asynchronous array of simple processors (AsAP) architecture comprises a 2-D array of reduced complexity programmable processors with small…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
22 relations
Ambric
Arithmetic logic unit
CORDIC
Clock signal
Expand
Broader (1)
Parallel computing
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
Review
2013
Review
2013
THE SPECIFIC DETERRENT EFFECT OF ASAP EDUCATION AND REHABILITATION PROGRAMS
J. Nichols
,
E. Weinstein
,
V. Ellingstad
,
D. Struckman‐Johnson
2013
Corpus ID: 67918273
2008
2008
Task Scheduling and Lightpath Establishment in Optical Grids
Xin Liu
,
Wei Wei
,
+4 authors
Minyou Wu
IEEE INFOCOM - The 27th Conference on Computer…
2008
Corpus ID: 4366789
Data-intensive Grid applications require huge data transferring between multiple geographically separated computing nodes where…
Expand
2007
2007
ASAP: A Camera Sensor Network for Situation Awareness
JunSuk Shin
,
Rajnish Kumar
,
Dushmanta Mohapatra
,
U. Ramachandran
,
M. Ammar
International Conference on Principles of…
2007
Corpus ID: 9088902
Situation awareness is an important application category in cyber-physical systems, and distributed video-based surveillance is a…
Expand
2007
2007
AsAP: A Fine-Grained Many-Core Platform for DSP Applications
B. Baas
,
Zhiyi Yu
,
+8 authors
Jason Cheung
IEEE Micro
2007
Corpus ID: 18443228
Many emerging and future applications require significant levels of complex digital signal processing and operate within limited…
Expand
2006
2006
Hardware and applications of AsAP: An asynchronous array of simple processors
B. Baas
,
Zhiyi Yu
,
+10 authors
T. Mohsenin
IEEE Hot Chips Symposium
2006
Corpus ID: 42121465
This article consists of a collection of slides from the author's conference presentation on hardware and applications of a the…
Expand
2005
2005
A SHARED MEMORY MODULE FOR AN ASYNCHRONOUS ARRAY OF SIMPLE PROCESSORS
Michael J. Meeuwsen
2005
Corpus ID: 53794479
The design of an asynchronously shared memory module for the AsAP platform is presented. AsAP consists of a 2-dimensional array…
Expand
2005
2005
An adaptive TDMA slot assignment protocol in ad hoc sensor networks
A. Kanzaki
,
T. Hara
,
S. Nishio
ACM Symposium on Applied Computing
2005
Corpus ID: 14283535
Due to its ability to provide collision-free packet transmission regardless of the traffic load, TDMA (Time Division Multiple…
Expand
Highly Cited
2003
Highly Cited
2003
ASAP: an adaptive QoS protocol for mobile ad hoc networks
Jian-sheng Xue
,
Patrick Stuedi
,
G. Alonso
14th IEEE Proceedings on Personal, Indoor and…
2003
Corpus ID: 5722165
With the increasing widespread use of wireless technologies, the need arises for QoS provisioning mechanisms for multimedia…
Expand
Highly Cited
2000
Highly Cited
2000
Vibration damping using flexible graphite
Xiangcheng Luo
,
D. Chung
2000
Corpus ID: 33225720
1993
1993
Experiments with low-level speculative computation based on multiple branch prediction
Ulrich Holtmann
,
R. Ernst
IEEE Transactions on Very Large Scale Integration…
1993
Corpus ID: 10525595
Coprocessor design is one application of high-level synthesis. We want to focus on high-performance coprocessors to speed up time…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE