Skip to search formSkip to main contentSkip to account menu

Clock skew

Known as: Clock shear, Skew, Timing skew 
The operation of most digital circuit systems, such as computer systems, is synchronized by a periodic signal known as a "clock" that dictates the… 
Wikipedia (opens in a new tab)

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2008
2008
Clock skew minimization is always very important in the clock tree synthesis. Due to clock gating, the clock tree may include… 
2005
2005
This paper presents timing models for RSFQ cells, based on conventional finite-state machines description. Models have been… 
2004
2004
A GaAs dynamic logic family using the feedthrough evaluation concept is presented in this paper. Feedthrough logic (FTL) allows… 
Highly Cited
2002
Highly Cited
2002
  • C. LiE. McCluskey
  • 2002
  • Corpus ID: 31910146
A technique capable of diagnosing single and multiple stuck-open and stuck-at faults is presented. Eleven sequence-dependent… 
Review
2002
Review
2002
  • Y. Ismail
  • 2002
  • Corpus ID: 6560683
Provides a high level survey of the increasing effects of on-chip inductance. These effects are classified into desirable and… 
Highly Cited
2002
Highly Cited
2002
Simultaneous switching events in the clock lines and the signals passing through sequential and combinational logic elements… 
Highly Cited
2001
Highly Cited
2001
Accurate clock skew budgets are important for microprocessor designers to avoid hold-time failures and to properly allocate… 
1999
1999
Clock skew is an increasing concern for high-speed circuit designers. Circuit designers use transparent latches and skew-tolerant… 
1988
1988
Clock distribution and synchronization in synchronous systems are important issues especially as the size of the system and/or… 
Highly Cited
1986
Highly Cited
1986
Delays of two clock signals propagating along their respective CMOS logic circuit paths can be matched against all processing…