Skip to search formSkip to main contentSkip to account menu

Clock skew

Known as: Clock shear, Skew, Timing skew 
The operation of most digital circuit systems, such as computer systems, is synchronized by a periodic signal known as a "clock" that dictates the… 
Wikipedia (opens in a new tab)

Related topics

Related topics

24 relations
Clock driftClock signalCombinational logicComputer

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2012
Highly Cited
2012
Environment-aware clock skew estimation and synchronization for wireless sensor networks
Clock synchronization is a fundamental requirement for network systems. It is particularly crucial and challenging in wireless… 
Review
2012
Review
2012
Design methods and considerations of supply modulated switched RF power amplifiers
This thesis studies the design methods and properties of supply-modulated switch-mode radio frequency power amplifiers. Besides… 
2012
2012
IMPLEMENTATION OF SYNCHRONOUS UP COUNTER BY USING SELF RESETTING LOGIC
Self-resetting logic is a commonly used piece of circuitry that can be found in use with memory arrays as word line drivers. Self… 
2012
2012
An Extensible and Secure Framework for Distributed Applications
Availability, Scalability, Reliability, Security and resource sharing are the key issues for success of any application, that are… 
2009
2009
Delay-fault tolerance to power supply Voltage disturbances analysis in nanometer technologies
In nanometer technologies, as variability is becoming one of the leading causes for chip failures, signal integrity is a key… 
2008
2008
Type-matching clock tree for zero skew clock gating
Clock skew minimization is always very important in the clock tree synthesis. Due to clock gating, the clock tree may include… 
2006
2006
Clock-skew-optimization methodology for substrate-noise reduction with supply-current folding
In a synchronous clock distribution network with negligible skews, digital circuits switch simultaneously on the clock edge… 
2005
2005
Fast interval-valued statistical interconnect modeling and reduction
Correlated interval representations of range uncertainty offer an attractive solution for approximating computations on… 
2000
2000
Multiclock Esterel: a reactive framework for asynchronous design
In this paper, we discuss a new paradigm called Multiclock Esterel, based on the paradigm of the synchronous reactive language… 
1999
1999
The D30V/MPEG multimedia processor
MPEG-2 decoding and encoding are important applications for multimedia systems. Real-time capability and low-cost implementation…