Skip to search formSkip to main contentSkip to account menu

DLX

Known as: DLX (disambiguation), WinDLX 
The DLX (pronounced "Deluxe") is a RISC processor architecture designed by John L. Hennessy and David A. Patterson, the principal designers of the… 
Wikipedia (opens in a new tab)

Related topics

Related topics

19 relations
Arithmetic logic unitBerkeley RISCCentral processing unitClassic RISC pipeline

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2008
2008
DLX HOTOKADA: A design and implementation of a 32-bit dual core capable DLX microprocessor with single level cache
Data access in main memory units can be sufficient for processors but due to demands for faster computers nowadays… 
2006
2006
Formal Modelling and Verification of an Asynchronous DLX Pipeline
A five stage pipeline of an asynchronous DLX processor is modelled and its control flow is verified. The model is built using an… 
Review
2006
Review
2006
Comments on the genetic control of forebrain development
2005
2005
Moving from Weakly Endochronous Systems to Delay-Insensitive Circuits
2003
2003
Towards Automatic Validation of Dynamic Behavior in Pipelined Processor Specifications
As embedded systems continue to face increasingly higher performance requirements, deeply pipelined processor architectures are… 
2002
2002
Automatic modeling and validation of pipeline specifications driven by an architecture description language [SoC]
Verification is one of the most complex and expensive tasks in the current systems-on-chip (SOC) design process. Many existing… 
2001
2001
Automatic validation of pipeline specifications
Recent approaches on language-driven Design Space Exploration (DSE) use Architectural Description Languages (ADL) to capture the… 
2000
2000
HASE DLX Simulation Model
This DLX architecture model offers a variety of visualization mechanisms. Instructors use HASE both as a demonstration tool and… 
1996
1996
204 The map kinase phosphatase cl100 is predominantly expressed in peripheral nervous system during early embryogenesis
1993
1993
Implementing a Methodology for Formally Verifying RISC Processors in HOL
In this paper a methodology for verifying RISC cores is presented. This methodology is based on a hierarchical model of… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)