• Publications
  • Influence
Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems
TLDR
In this paper, we present a novel energy optimization technique which employs both dynamic reconfiguration of private caches and partitioning of the shared cache for multicore systems with real-time tasks. Expand
  • 73
  • 11
  • PDF
Bitmask-Based Code Compression for Embedded Systems
  • S. Seong, P. Mishra
  • Computer Science
  • IEEE Transactions on Computer-Aided Design of…
  • 1 April 2008
TLDR
We present a novel code-compression technique using bitmasks, which significantly improves the compression efficiency without introducing any decompression penalty. Expand
  • 71
  • 9
  • PDF
Efficient trace signal selection using augmentation and ILP techniques
TLDR
We propose an efficient simulation-based signal selection technique based on Integer-Linear Programming (ILP) to address these bottlenecks. Expand
  • 48
  • 8
  • PDF
Efficient Trace Signal Selection for Post Silicon Validation and Debug
  • K. Basu, P. Mishra
  • Engineering, Computer Science
  • 24th Internatioal Conference on VLSI Design
  • 2 January 2011
TLDR
We propose an approach that efficiently selects a set of signals based on total restorability criteria and can restore up to three times more signals than existing methods. Expand
  • 57
  • 8
  • PDF
DyPO: Dynamic Pareto-Optimal Configuration Selection for Heterogeneous MpSoCs
TLDR
We propose a novel methodology that can find the Pareto-optimal configurations at runtime as a function of the workload. Expand
  • 33
  • 7
  • PDF
Decoding-Aware Compression of FPGA Bitstreams
TLDR
We proposed a decoding-aware compression technique that tries to obtain both best possible compression and fast decompression performance for variable-length coding. Expand
  • 26
  • 7
  • PDF
RATS: Restoration-Aware Trace Signal Selection for Post-Silicon Validation
  • K. Basu, P. Mishra
  • Computer Science
  • IEEE Transactions on Very Large Scale Integration…
  • 1 April 2013
TLDR
We propose a signal selection approach based on total restorability at gate-level, which is computationally more efficient (10 times faster) and can restore up to three times more signals compared to existing methods. Expand
  • 65
  • 6
  • PDF
Test Data Compression Using Efficient Bitmask and Dictionary Selection Methods
  • K. Basu, P. Mishra
  • Computer Science
  • IEEE Transactions on Very Large Scale Integration…
  • 1 September 2010
TLDR
This paper proposes a novel test data compression technique using bitmasks which provides a substantial improvement in the compression efficiency without introducing any additional decompression penalty. Expand
  • 60
  • 6
  • PDF
Instruction set compiled simulation: a technique for fast and flexible instruction set simulation
TLDR
This paper presents a novel technique for generation of fast instruction-set simulators that combines the benefit of both compiled and interpretive simulation while maintaining the flexibility of both. Expand
  • 146
  • 5
  • PDF
Functional coverage driven test generation for validation of pipelined processors
  • P. Mishra, N. Dutt
  • Computer Science
  • Design, Automation and Test in Europe
  • 7 March 2005
TLDR
Functional verification of microprocessors is one of the most complex and expensive tasks in the current system-on-chip design process. Expand
  • 76
  • 5
  • PDF