Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 233,779,831 papers from all fields of science
Search
Sign In
Create Free Account
CPU multiplier
Known as:
Multiplier
, Clock doubling
, Core/bus ratio
Expand
The internal frequency of microprocessors is usually based on front side bus (FSB) frequency. To calculate internal frequency the CPU multiplies bus…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
29 relations
Athlon
BIOS
Bus (computing)
Clock rate
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2019
2019
HIGH-SPEED DOUBLE MULTIPLICATION ARCHITECTURE FOR PARALLEL MULTIPLICATION USING MASTROVITO MULTIPLIER
R. Amrutha
,
U. B. Mahadevaswamy
i-manager's Journal on Electronics Engineering
2019
Corpus ID: 209064373
2013
2013
Design of Wallace Tree Multiplier by Sklansky Adder .
D. R. Sankar
,
Shaik Ashraf Ali
2013
Corpus ID: 1758141
Power consumption has become a critical concern in today’s VLSI system design. The growing market for fast floating-point…
Expand
2012
2012
ICT as a Change Agent for Higher Education and Society
A. Pyla
International Conference on Cloud Computing
2012
Corpus ID: 43106880
For India to emerge as a knowledge super power of the world in the shortest possible time it is imperative to convert our…
Expand
2012
2012
A New Dual-radix and Dual-field Montgomery Multiplier
Li Miao
,
He Liangsheng
,
Zhang Tongjie
,
N. Le
,
Yu Xing-jie
2012
Corpus ID: 61246489
2009
2009
FE-I4 ATLAS Pixel Chip Design
M. Barbero
,
D. Arutinov
,
+15 authors
J. Schipper
2009
Corpus ID: 61981295
FE-I4 is the new ATLAS pixel chip developed for use in upgraded luminosity environments, in the framework of the Insertable B…
Expand
2008
2008
A 1V 15.6mW 1–2GHz −119dBc/Hz @ 200kHz clock multiplying DLL
S. Gierkink
IEEE Custom Integrated Circuits Conference
2008
Corpus ID: 15561872
A low-phase-noise 1-2 GHz clock multiplier is configurable as PLL or DLL. Starting in PLL-mode, a lock-detect circuit switches…
Expand
2004
2004
A 33-mW 8-Gb/s CMOS clock multiplier and CDR for highly integrated I/Os
R. Farjad-Rad
,
A. Nguyen
,
+8 authors
Hiok-Tiaq Ng
IEEE Journal of Solid-State Circuits
2004
Corpus ID: 40437367
A 0.622-8-Gb/s clock and data recovery (CDR) circuit using injection locking for jitter suppression and phase interpolation in…
Expand
2000
2000
A Jitter Suppression Technique for a Clock Multiplier
K. Ishii
,
K. Kishine
,
H. Ichino
2000
Corpus ID: 106993338
2000
2000
Radiation tolerance evaluation of the ATLAS RPC coincidence matrix submicron technology
E. Gennari
,
A. Salamon
,
R. Vari
,
E. Petrolo
,
S. Veneziano
2000
Corpus ID: 55036678
The Coincidence Matrix ASIC is the central part of the ATLAS level-1 muon trigger in the barrel region; it performs the trigger…
Expand
1988
1988
Generation of high speed CMOS multiplier-accumulators
K. F. Pang
,
Hseik-wen Soong
,
R. Sexton
,
P. Ang
Conference on Advanced Research in VLSI
1988
Corpus ID: 61166073
The authors describe MAGGEN (multiplier-accumulator generator), a technology-independent generator for high-speed CMOS Wallace…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE