Skip to search formSkip to main contentSkip to account menu

CPU multiplier

Known as: Multiplier, Clock doubling, Core/bus ratio 
The internal frequency of microprocessors is usually based on front side bus (FSB) frequency. To calculate internal frequency the CPU multiplies bus… 
Wikipedia (opens in a new tab)

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
Power consumption has become a critical concern in today’s VLSI system design. The growing market for fast floating-point… 
2012
2012
For India to emerge as a knowledge super power of the world in the shortest possible time it is imperative to convert our… 
2009
2009
FE-I4 is the new ATLAS pixel chip developed for use in upgraded luminosity environments, in the framework of the Insertable B… 
2008
2008
A low-phase-noise 1-2 GHz clock multiplier is configurable as PLL or DLL. Starting in PLL-mode, a lock-detect circuit switches… 
2004
2004
A 0.622-8-Gb/s clock and data recovery (CDR) circuit using injection locking for jitter suppression and phase interpolation in… 
2000
2000
The Coincidence Matrix ASIC is the central part of the ATLAS level-1 muon trigger in the barrel region; it performs the trigger… 
1988
1988
The authors describe MAGGEN (multiplier-accumulator generator), a technology-independent generator for high-speed CMOS Wallace…