Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 238,208,463 papers from all fields of science
Search
Sign In
Create Free Account
CPU multiplier
Known as:
Multiplier
, Clock doubling
, Core/bus ratio
Expand
The internal frequency of microprocessors is usually based on front side bus (FSB) frequency. To calculate internal frequency the CPU multiplies bus…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
29 relations
Athlon
BIOS
Bus (computing)
Clock rate
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2019
2019
VLSI Implementation of Optimal Detection for Spatial Modulation
I. Kouretas
,
Vassilis Paliouras
,
Anastasios G. Skrivanos
,
K. Peppas
Panhellenic Conference on Electronics…
2019
Corpus ID: 210692626
Spatial Modulation (SM) has been recently proposed as an efficient transmission technology for Multiple-Input-Multiple-Output…
Expand
2015
2015
DESIGN OF SPEED AND POWER EFFICIENT 64 X 64 BIT URDHVA TIRYAKBYHAM MULTIPLIER
N. Hosamane
,
G. Jyothi
2015
Corpus ID: 10838945
Multipliers are one of the most widely used digital component in the digital integrated circuit design and are the necessary part…
Expand
2013
2013
Design of Wallace Tree Multiplier by Sklansky Adder .
D. R. Sankar
,
S. A. Ali
2013
Corpus ID: 1758141
Power consumption has become a critical concern in today’s VLSI system design. The growing market for fast floating-point…
Expand
2012
2012
ICT as a Change Agent for Higher Education and Society
A. Pyla
International Conference on Cloud Computing
2012
Corpus ID: 43106880
For India to emerge as a knowledge super power of the world in the shortest possible time it is imperative to convert our…
Expand
2012
2012
Better Buildings in Japan
Andreas R. Hansen
,
J. Lunde
2012
Corpus ID: 154633107
This paper sets out to describe the the Japanese real estate market, describe the particular trait of fast depreciation of real…
Expand
2006
2006
Optimizing System Operation Using a Flexible Digital PWM Controller
K. Leung
2006
Corpus ID: 18219425
Abstract This paper describes a mixed-signal integrated circuit implemented in low-cost CMOS technology optimized for dc/dc and…
Expand
2002
2002
Prototyping a scalable Montgomery multiplier using field programmable gate arrays (FPGAs)
Khaldoon M. Mhaidat
2002
Corpus ID: 60476611
2000
2000
Radiation tolerance evaluation of the ATLAS RPC coincidence matrix submicron technology
E. Gennari
,
A. Salamon
,
R. Vari
,
E. Petrolo
,
S. Veneziano
2000
Corpus ID: 55036678
The Coincidence Matrix ASIC is the central part of the ATLAS level-1 muon trigger in the barrel region; it performs the trigger…
Expand
2000
2000
A Jitter Suppression Technique for a Clock Multiplier
K. Ishii
,
K. Kishine
,
H. Ichino
2000
Corpus ID: 106993338
1988
1988
Generation of high speed CMOS multiplier-accumulators
King-Fai Pang
,
Hsui-Wei Soong
,
Randal Sexton
,
P. Ang
Conference on Advanced Research in VLSI
1988
Corpus ID: 61166073
The authors describe MAGGEN (multiplier-accumulator generator), a technology-independent generator for high-speed CMOS Wallace…
Expand