Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 226,834,117 papers from all fields of science
Search
Sign In
Create Free Account
Binary decoder
Known as:
Line decoder
, Digital decoder
, Priority decoder
Expand
In digital electronics, a binary decoder is a combinational logic circuit that converts a binary integer value to an associated pattern of output…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
19 relations
Address decoder
Artificial neural network
Binary-coded decimal
Combinational logic
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2017
2017
Design and Implementation of a 16-Word by 1-Bit Register File Using Adiabatic Quantum Flux Parametron Logic
Naoki Tsuji
,
C. Ayala
,
N. Takeuchi
,
T. Ortlepp
,
Y. Yamanashi
,
N. Yoshikawa
IEEE transactions on applied superconductivity
2017
Corpus ID: 26996246
We have been developing extremely energy-efficient microprocessors using the adiabatic quantum flux parametron (AQFP) logic. In…
Expand
2010
2010
Design of High-Throughput Fully Parallel LDPC Decoders Based on Wire Partitioning
N. Onizawa
,
T. Hanyu
,
V. Gaudet
IEEE Transactions on Very Large Scale Integration…
2010
Corpus ID: 33201316
We present a method to design high-throughput fully parallel low-density parity-check (LDPC) decoders. With our method, a decoder…
Expand
2008
2008
Cognitive interference channels with state information
A. Somekh-Baruch
,
S. Shamai
,
S. Verdú
IEEE International Symposium on Information…
2008
Corpus ID: 5808717
Cognitive state-dependent interference channels are analyzed. We focus on the two-user case with two message sources. One of the…
Expand
Highly Cited
2005
Highly Cited
2005
A decoding algorithm for finite-geometry LDPC codes
Zhenyu Liu
,
D. Pados
IEEE Transactions on Communications
2005
Corpus ID: 7680744
In this paper, we develop a new low-complexity algorithm to decode low-density parity-check (LDPC) codes. The developments are…
Expand
2004
2004
Quality aware MPEG-2 stream adaptation in resource constrained systems
D. Isovic
,
G. Fohler
Proceedings. 16th Euromicro Conference on Real…
2004
Corpus ID: 5467697
A number of algorithms have been presented for handling software decoding of MPEG-2 streams based on buffering or rate adjustment…
Expand
1999
1999
Efficient realizations of encoders and decoders based on the 2-D discrete wavelet transform
C. Chakrabarti
,
Clint Mumford
IEEE Transactions on Very Large Scale Integration…
1999
Corpus ID: 31341959
In this paper, we present architectures and scheduling algorithms for encoders and decoders that are based on the two-dimensional…
Expand
1995
1995
An MPEG audio decoder chip
T. Tsai
,
Thou-Ho Chen
,
Liang-Gee Chen
1995
Corpus ID: 62395501
A single chip MPEG audio decoder which performs the decoding scheme with a direct hardware implementation approach, without…
Expand
1994
1994
Ultrafast All-Optical Code-Division Multiple-Access (CDMA) Fiber-Optic Networks
W. Kwong
,
P. Prucnal
Comput. Networks ISDN Syst.
1994
Corpus ID: 8916876
Highly Cited
1993
Highly Cited
1993
Tunable prime-code encoder/decoder for all-optical CDMA applications
J.-G. Zhang
,
G. Picchi
1993
Corpus ID: 61494278
Novel all-optical tunable encoders/decoders for code division multiple access (CDMA) networks using prime codes are presented…
Expand
1978
1978
Model for a 15ns 16K RAM with Josephson junctions
R. Broom
,
P. Gueret
,
+4 authors
P. Wolf
IEEE International Solid-State Circuits…
1978
Corpus ID: 2614540
A RAM cross section, intended as a feasibility model for a 16K bit memory with an access time of approximately 15ns, has been…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE