Address decoder

In digital electronics, an address decoder is a binary decoder that has two or more inputs for address bits and one or more outputs for device… (More)
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2017
2017
Hardwired dynamic NAND address decoders are widely used in random access memories to decode parts of the address. Replacing wires… (More)
  • figure 1
  • figure 3
  • figure 2
Is this relevant?
2014
2014
Address Decoder is an important digital block in SRAM which takes up to half of the total chip access time and significant part… (More)
  • figure 1
  • table 1
  • figure 3
  • figure 5
  • figure 4
Is this relevant?
2010
2010
This paper presents and evaluates six novel, low-power, FinFET-based design schemes of the conventional NOR address decoder… (More)
  • figure 1
  • figure 2
  • table III
  • table IV
Is this relevant?
2009
2009
Due to the rapid decrease of technology feature size speed related faults, such as Address Decoder Delay Faults (ADDFs), are… (More)
  • figure 1
  • table 1
  • table 2
  • figure 2
  • table 3
Is this relevant?
2008
2008
Two novel address decoder schemes using selective precharging are presented and analyzed in this paper. These schemes, the AND… (More)
  • figure 1
  • figure 3
  • figure 2
  • table I
  • figure 4
Is this relevant?
2006
2006
This paper presents a complete electrical analysis of address decoder delay faults "ADFs" caused by resistive opens in RAMs. A… (More)
  • figure 1
  • figure 2
  • figure 4
  • figure 5
  • table 1
Is this relevant?
2002
2002
Multimedia applications are characterized by a largenumber of data accesses and complex array index manipulations.The built-in… (More)
  • figure 1
  • figure 2
  • figure 5
  • figure 3
  • figure 4
Is this relevant?
Highly Cited
2000
Highly Cited
2000
I discuss connectivity between neuromorphic chips, which use the timing of fixed-height, fixed-width, pulses to encode… (More)
  • figure 1
  • figure 2
  • figure 3
  • table I
  • figure 4
Is this relevant?
2000
2000
In this paper we present an efficient test concept for detection of delay faults in memory address decoders based on the march… (More)
  • figure 1
  • table 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
1998
1998
A two-port memory contains two duplicated sets of address decoders which operate independently. In this paper the effects of… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table 2
Is this relevant?