Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Address bus

An address bus is a computer bus (a series of lines connecting two or more devices) that is used to specify a physical address. When a processor or… Expand
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2005
2005
The design of a 90-nm virtually addressed cache subsystem with separate 32-kB instruction and data caches is described. The… Expand
  • table I
  • figure 1
  • table II
  • figure 2
  • figure 3
Is this relevant?
Highly Cited
2004
Highly Cited
2004
XOM-based secure processor has recently been introduced as a mechanism to provide copy and tamper resistant execution. XOM… Expand
  • figure 1
  • figure 2
  • figure 4
  • table 1
  • figure 5
Is this relevant?
2002
2002
In this paper we introduce a new low power address bus encoding technique, and the resulting code, named ALBORZ. The ALBORZ code… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2002
2002
This paper presents an irredundant encoding technique to minimize the switching activity on a multiplexed dynamic RAM (DRAM… Expand
Is this relevant?
Highly Cited
1999
Highly Cited
1999
  • P. Panda, N. Dutt
  • IEEE Trans. Very Large Scale Integr. Syst.
  • 1999
  • Corpus ID: 15013308
Arrays in behavioral specifications that are too large to fit into on-chip registers are usually mapped to off-chip memories… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 6
Is this relevant?
Highly Cited
1998
Highly Cited
1998
This paper presents a solution to the problem of reducing the power dissipated by a digital system containing an intellectual… Expand
  • figure 1
  • figure 2
  • figure 3
  • table I
  • table II
Is this relevant?
Highly Cited
1998
Highly Cited
1998
The power dissipated by system-level buses is the largest contribution to the global power of complex VLSI circuits. Therefore… Expand
  • table 1
  • table 3
  • table 4
  • table 5
  • table 8
Is this relevant?
Highly Cited
1997
Highly Cited
1997
The energy consumption at the I/O pins is a significant part of the overall chip consumption. This paper presents a method for… Expand
  • figure 1
  • figure 2
  • table 1
  • figure 5
  • figure 4
Is this relevant?
1996
1996
This article discusses a RISC architectural innovation from ARM known as Thumb. High-end embedded control applications such as… Expand
  • figure 1
  • figure 3
  • figure 2
  • figure 4
  • table 1
Is this relevant?
Highly Cited
1996
Highly Cited
1996
  • P. Panda, N. Dutt
  • Proceedings ED&TC European Design and Test…
  • 1996
  • Corpus ID: 12473373
We present low power techniques for mapping arrays in behavioral specifications to physical memory, specifically for memory… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?