Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 241,166,823 papers from all fields of science
Search
Sign In
Create Free Account
Address bus
An address bus is a computer bus (a series of lines connecting two or more devices) that is used to specify a physical address. When a processor or…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
50 relations
26-bit
48-bit
64-bit computing
Accelerated Graphics Port
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2017
2017
Application of TMS320VC5509A in Bluetooth Transmission
Lingyi Zhou
,
Ya-Xia Liu
,
Sheng-Li Huang
2017
Corpus ID: 58911756
Bluetooth technology is the global wireless standard enabling the Internet of Things (IoT), it was created as an open standard to…
Expand
Review
2015
Review
2015
Designing Hardware for FPGAs
2015
Corpus ID: 6093499
In this chapter we will cover many of the basic concepts behind FPGA design. We start with an overview of our hardware platform…
Expand
2009
2009
IMMIGRANT MENTAL HEALTH POLICY BRIEF
N. Khanlou
2009
Corpus ID: 140906621
2007
2007
A Low Power Design of Gray and T 0 Codecs for the Address Bus Encoding for System Level Power Optimization
P. Saraswat
,
Ghazal Haghani
,
A. Bernard
2007
Corpus ID: 16197326
This report describes our attempt to design the Gray and T0 codecs to be used to encode the bits to be sent on the processor…
Expand
2005
2005
Low-Power Data Address Bus Encoding Method
Wei-Hao Chiao
,
Tsung-Hsi Weng
,
J. Shann
,
C. Chung
,
Jimmy Lu
ICCD
2005
Corpus ID: 6757563
Reducing power consumption of computer systems has gained much research attention recently. In a typical system, the memory bus…
Expand
2005
2005
Multiple-Valued Logic Buses for Reducing Bus Size , Transitions and Power in Deep Submicron Technologies
Emre Özer
,
R. Sendag
,
David Gregg
2005
Corpus ID: 18038768
In this paper, we explore the potential of bus interconnection models using the Multiple-Valued Logic paradigm to reduce the…
Expand
2002
2002
A Class of Irredundant Encoding Techniques for Reducing Bus Power
Yazdan Aghaghiri
,
F. Fallah
,
Massoud Pedram
J. Circuits Syst. Comput.
2002
Corpus ID: 13624443
This paper proposes a number of encoding techniques for decreasing power dissipation on global buses. The best target for these…
Expand
Review
1998
Review
1998
Reducing the Energy of Address and Data Buses with the Working-zone Encoding Technique and Its Eeect on Multimedia Applications
Enric Musoll Cyrix
,
Tom As Lang
,
Jordi Cortadella
1998
Corpus ID: 15496537
Working-Zone Encoding Technique and its E ect on Multimedia Applications Enric Musoll Cyrix (National Semiconductor Corp.) Santa…
Expand
1994
1994
Reducing Power Consumption at the Control Path of High Performance Microprocessors
Ching-Long Su
,
Chi-Ying Tsui
,
A. Despain
1994
Corpus ID: 12596927
Low power embedded processors become more important for portable applications. For CMOS circuits, power is consumed during the…
Expand
1994
1994
The Use of Digital Signal Processors in Front-End Weather Satellite Telemetry Processing
D. Lide
,
S. Talabac
1994
Corpus ID: 54759809
This paper discusses the use of DSP technology in the embedded real time ingest and pre-processing of weather satellite data…
Expand