Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 229,032,825 papers from all fields of science
Search
Sign In
Create Free Account
64-bit computing
Known as:
LP64
, Native x86-64 Windows software
, 64-bit OS
Expand
In computer architecture, 64-bit computing is the use of processors that have datapath widths, integer size, and memory address widths of 64 bits…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
50 relations
3 GB barrier
32-bit
ARM architecture
Address space
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2009
2009
High-speed Parallel 32×32-b Multiplier Using a Radix-16 Booth Encoder
Chen Ping-hua
,
Zhao Juan
Third International Symposium on Intelligent…
2009
Corpus ID: 11519713
a 32×32-b High-speed Parallel Multiplier is proposed in this paper. The new Multiplier uses a Radix-16 Booth Encoder, uses a…
Expand
Highly Cited
2008
Highly Cited
2008
The SHAvite-3 Hash Function
E. Biham
,
O. Dunkelman
2008
Corpus ID: 6386607
. In this document we present SHAvite-3, a secure and efficient hash function based on the HAIFA construction and the AES building…
Expand
Highly Cited
2007
Highly Cited
2007
Efficient Handling of N-gram Language Models for Statistical Machine Translation
Marcello Federico
,
M. Cettolo
WMT@ACL
2007
Corpus ID: 603858
Statistical machine translation, as well as other areas of human language processing, have recently pushed toward the use of…
Expand
Highly Cited
2005
Highly Cited
2005
Data Encryption Standard (DES)
A. Biryukov
,
C. Cannière
Encyclopedia of Cryptography and Security
2005
Corpus ID: 6547274
Background TheData Encryption Standard (DES) [] has been around for more than years. During this time, the standard was…
Expand
Review
2004
Review
2004
DESIGN OF GLOBAL SAW RFID TAG DEVICES
C. Hartmann
,
P. Brown
,
J. Bellamy
2004
Corpus ID: 9372206
The Global SAW Tag [1] is projected to be a large-volume SAW device application. The modulation method and overall tag data…
Expand
2000
2000
Increasing relevance of memory hardware errors: a case for recoverable programming models
D. Milojicic
,
A. Messer
,
J. Shau
,
G. Fu
,
Alberto Muñoz
ACM SIGOPS European Workshop
2000
Corpus ID: 12573765
It is a common belief that most of computer system failures nowadays stem from programming errors. Computer systems are becoming…
Expand
Highly Cited
1999
Highly Cited
1999
Behavioral Specification of Distributed Software Component Interfaces
Cynthia Della Torre Cicalese
,
S. Rotenstreich
Computer
1999
Corpus ID: 13859238
Networked computers are finding their way into a broader range of environments, from corporate offices to schools, homes, and…
Expand
Highly Cited
1995
Highly Cited
1995
UltraSPARC: the next generation superscalar 64-bit SPARC
D. Greenley
,
J. Bauman
,
+26 authors
G. Zyner
Digest of Papers. COMPCON'95. Technologies for…
1995
Corpus ID: 2254629
UltraSPARC is the first microprocessor from Sun Microsystems' SPARC Technology Business to implement the new 64-bit SPARC V9…
Expand
Review
1993
Review
1993
Overview of the CHIP Compiler System
A. Aggoun
,
Nicolas Beldiceanu
Workshop on Constraint Logic Programming
1993
Corpus ID: 27206835
The MIPSpro compiler system consists of a set of components that enable you to create new 32-bit and 64-bit executable programs…
Expand
Highly Cited
1989
Highly Cited
1989
Introducing the Intel i860 64-bit microprocessor
L. Kohn
,
N. Margulis
IEEE Micro
1989
Corpus ID: 21922034
The authors describe the single-chip i860 CPU, a 64-bit, RISC (reduced-instruction-set-computer)-based microprocessor that…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE