Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 241,130,288 papers from all fields of science
Search
Sign In
Create Free Account
64-bit computing
Known as:
LP64
, Native x86-64 Windows software
, 64-bit OS
Expand
In computer architecture, 64-bit computing is the use of processors that have datapath widths, integer size, and memory address widths of 64 bits…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
50 relations
3 GB barrier
32-bit
ARM architecture
Address space
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2011
2011
Windows Sysinternals Administrator's Reference
M. Russinovich
,
Aaron Margosis
2011
Corpus ID: 60128955
Get in-depth guidanceand inside insightsfor using the Windows Sysinternals tools available from Microsoft TechNet. Guided by…
Expand
2005
2005
Concept and Implementation of CLUSTERIX : National Cluster of Linux Systems
R. Wyrzykowski
,
N. Meyer
,
M. Stroinski
2005
Corpus ID: 39703258
This paper presents the concept and implementation of the National Cluster of Linux Systems (CLUSTERIX) a distributed PCcluster…
Expand
2004
2004
SINGLE-TRACK ASYNCHRONOUS PIPELINE TEMPLATE
M. Ferretti
2004
Corpus ID: 59805839
DEDICATION To my wife. iii ACKNOWLEDGMENTS This work would not be possible without the vision and knowledge of my advisor, Peter…
Expand
2003
2003
A high-speed energy-efficient 64-bit reconfigurable binary adder
Stefania Perri
,
P. Corsonello
,
G. Cocorullo
IEEE Transactions on Very Large Scale Integration…
2003
Corpus ID: 13565670
Datapaths for media signal processing are typically built using programmable computational elements such as adders and…
Expand
2003
2003
QsNetII: An interconnect for supercomputing applica-tions
J. Beecroft
,
D. Addison
,
F. Petrini
,
M. McLaren
2003
Corpus ID: 62178436
The QsNet II network has been designed to optimize the interprocessor communication performance in systems constructed from…
Expand
2001
2001
Firewire in modern integrated military avionics
G. Baltazar
,
G. Chapelle
2001
Corpus ID: 54945708
High performance communications, navigation, and identification (CNI) functions on modern military aircraft are increasingly…
Expand
2000
2000
Cryptanalysis of three mutually clock-controlled stop/go shift registers
J. Golic
IEEE Transactions on Information Theory
2000
Corpus ID: 45011839
A binary stream cipher consisting of three short linear-feedback shift registers (LFSRs) of total length 64 that are mutually…
Expand
1998
1998
UltraSPARC III: A 600 MHz 64-bit Superscalar Processor for 1000-Way Scalable Systems
William L. Lynch
,
G. Lauterbach
1998
Corpus ID: 57474754
1994
1994
Evolution of the PowerPC architecture
Keith Diefendorff
,
Richard R. Oehler
,
Ron Hochsprung
IEEE Micro
1994
Corpus ID: 11524664
The PowerPC is a new RISC architecture derived from IBM's POWER architecture. The changes made to POWER simplify implementations…
Expand
1974
1974
A nonvolatile charge-addressed memory (NOVCAM) cell
M. White
,
D. Lampe
,
J. Fagan
,
F. Kub
,
D. A. Barth
IEEE Journal of Solid-State Circuits
1974
Corpus ID: 38572305
A nonvolatile charge-addressed memory (NOVCAM) cell is described in a 64-bit shift register configuration. The charge address is…
Expand