Skip to search formSkip to main contentSkip to account menu

32-bit

Known as: 32 bit microprocessor, 32 bits, 32-bit CPU 
In computer architecture, 32-bit integers, memory addresses, or other data units are those that are at most 32 bits (4 octets) wide. Also, 32-bit CPU… 
Wikipedia (opens in a new tab)

Related topics

Related topics

50 relations
"Classic" Mac OSARM Cortex-A9Accelerated Graphics PortAndroid

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
An Application-Specific Forecasting Algorithm for Extending WSN Lifetime
Data reduction strategy is one of the schemes employed to extend network lifetime. In this paper we present an implementation of… 
Highly Cited
2011
Highly Cited
2011
Accelerating Regular LDPC Code Decoders on GPUs
Modern active and passive satellite and airborne sensors with higher temporal, spectral and spatial resolutions for Earth remote… 
Highly Cited
2010
Highly Cited
2010
Combating Aging with the Colt Duty Cycle Equalizer
Bias temperature instability, hot-carrier injection, and gate-oxide wear out will cause severe lifetime degradation in the… 
Highly Cited
2007
Highly Cited
2007
A new framework to accelerate Virtex-II Pro dynamic partial self-reconfiguration
The Xilinx Virtex family of FPGAs provides the ability to perform partial run-time reconfiguration, also known as dynamic partial… 
Highly Cited
2007
Highly Cited
2007
FlexCore: Utilizing Exposed Datapath Control for Efficient Computing
We introduce FlexCore, the first exemplar of an architecture based on the FlexSoC framework. Comprising the same datapath units… 
Review
2006
Review
2006
PAC DSP Core and Application Processors
This paper provides an overview of the parallel architecture core (PAC) project led by SoC Technology Center of Industrial… 
Highly Cited
2005
Highly Cited
2005
Data Encryption Standard (DES)
Background TheData Encryption Standard (DES) [] has been around for more than  years. During this time, the standard was… 
Highly Cited
2003
Highly Cited
2003
Testing parallel random number generators
Review
1983
Review
1983
CEDAR: a large scale multiprocessor
This paper presents an overview of Cedar, a large scale multiprocessor being designed at the University of Illinois. This machine… 
1983
1983
The 8 by 8 display
This paper describes a display system designed to make the recording and rearrangement of bits in a frame-buffer display system… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)