Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 232,214,351 papers from all fields of science
Search
Sign In
Create Free Account
32-bit
Known as:
32 bit microprocessor
, 32 bits
, 32-bit CPU
Expand
In computer architecture, 32-bit integers, memory addresses, or other data units are those that are at most 32 bits (4 octets) wide. Also, 32-bit CPU…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
50 relations
"Classic" Mac OS
ARM Cortex-A9
Accelerated Graphics Port
Android
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
An Application-Specific Forecasting Algorithm for Extending WSN Lifetime
Femi A. Aderohunmu
,
Giacomo Paci
,
D. Brunelli
,
Jeremiah D. Deng
,
L. Benini
,
M. Purvis
IEEE International Conference on Distributed…
2013
Corpus ID: 10829412
Data reduction strategy is one of the schemes employed to extend network lifetime. In this paper we present an implementation of…
Expand
Highly Cited
2011
Highly Cited
2011
Accelerating Regular LDPC Code Decoders on GPUs
Cheng-Chun Chang
,
Yang-Lang Chang
,
Min-Yu Huang
,
Bormin Huang
IEEE Journal of Selected Topics in Applied Earth…
2011
Corpus ID: 495344
Modern active and passive satellite and airborne sensors with higher temporal, spectral and spatial resolutions for Earth remote…
Expand
Highly Cited
2009
Highly Cited
2009
The design of a reconfigurable continuous-flow mixed-radix FFT processor
Anthony T. Jacobson
,
D. Truong
,
B. Baas
IEEE International Symposium on Circuits and…
2009
Corpus ID: 15685914
The design of a highly configurable continuous flow mixed-radix (CFMR) Fast Fourier Transform (FFT) processor is presented. It…
Expand
Highly Cited
2007
Highly Cited
2007
A new framework to accelerate Virtex-II Pro dynamic partial self-reconfiguration
Christopher Claus
,
Florian Helmut Müller
,
J. Zeppenfeld
,
W. Stechele
IEEE International Parallel and Distributed…
2007
Corpus ID: 8617311
The Xilinx Virtex family of FPGAs provides the ability to perform partial run-time reconfiguration, also known as dynamic partial…
Expand
2007
2007
A Hardware Approach to Real-Time Program Trace Compression for Embedded Processors
Chung-Fu Kao
,
Shyh-Ming Huang
,
Ing-Jer Huang
IEEE Transactions on Circuits and Systems Part 1…
2007
Corpus ID: 26526936
Collecting the program execution traces at full speed is essential to the analysis and debugging of real-time software behavior…
Expand
2007
2007
Hardware implementation of an SAD based stereo vision algorithm
K. Ambrosch
,
W. Kubinger
,
M. Humenberger
,
A. Steininger
IEEE Conference on Computer Vision and Pattern…
2007
Corpus ID: 15021884
This paper presents the hardware implementation of a stereo vision core algorithm, that runs in real-time and is targeted at…
Expand
Review
2006
Review
2006
PAC DSP Core and Application Processors
David Chih-Wei Chang
,
I-Tao Liao
,
Jenq Kuen Lee
,
Wen-Feng Chen
,
S. Tseng
,
C. Jen
IEEE International Conference on Multimedia and…
2006
Corpus ID: 8029106
This paper provides an overview of the parallel architecture core (PAC) project led by SoC Technology Center of Industrial…
Expand
Highly Cited
2005
Highly Cited
2005
Data Encryption Standard (DES)
A. Biryukov
,
C. Cannière
Encyclopedia of Cryptography and Security
2005
Corpus ID: 6547274
Background TheData Encryption Standard (DES) [] has been around for more than years. During this time, the standard was…
Expand
Highly Cited
1993
Highly Cited
1993
Wisconsin Architectural Research Tool Set
M. Hill
,
J. Larus
,
A. Lebeck
,
Madhusudhan Talluri
,
D. Wood
CARN
1993
Corpus ID: 11466908
Reference EPFL-ARTICLE-192917 URL: http://doi.acm.org/10.1145/165496.165500 Record created on 2013-12-23, modified on 2017-05-12
Review
1983
Review
1983
CEDAR: a large scale multiprocessor
D. Gajski
,
D. Kuck
,
D. Lawrie
,
A. Sameh
CARN
1983
Corpus ID: 2361679
This paper presents an overview of Cedar, a large scale multiprocessor being designed at the University of Illinois. This machine…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE