Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 236,794,577 papers from all fields of science
Search
Sign In
Create Free Account
32-bit
Known as:
32 bit microprocessor
, 32 bits
, 32-bit CPU
Expand
In computer architecture, 32-bit integers, memory addresses, or other data units are those that are at most 32 bits (4 octets) wide. Also, 32-bit CPU…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
50 relations
"Classic" Mac OS
ARM Cortex-A9
Accelerated Graphics Port
Android
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2010
2010
LEON3 ViP: A Virtual Platform with Fault Injection Capabilities
Antônio da Silva
,
Sebastián Sánchez
13th Euromicro Conference on Digital System…
2010
Corpus ID: 16962465
In addition to functional simulation for validation of hardware/software designs, there are additional robustness requirements…
Expand
Highly Cited
2007
Highly Cited
2007
A new framework to accelerate Virtex-II Pro dynamic partial self-reconfiguration
Christopher Claus
,
Florian Helmut Müller
,
J. Zeppenfeld
,
W. Stechele
IEEE International Parallel and Distributed…
2007
Corpus ID: 8617311
The Xilinx Virtex family of FPGAs provides the ability to perform partial run-time reconfiguration, also known as dynamic partial…
Expand
2007
2007
Hardware implementation of an SAD based stereo vision algorithm
K. Ambrosch
,
W. Kubinger
,
M. Humenberger
,
A. Steininger
IEEE Conference on Computer Vision and Pattern…
2007
Corpus ID: 15021884
This paper presents the hardware implementation of a stereo vision core algorithm, that runs in real-time and is targeted at…
Expand
2002
2002
A Brute-Force Approach to Automatic Induction of Machine Code on CISC Architectures
European Conference on Genetic Programming
2002
Corpus ID: 28464525
The usual approach to address the brittleness of machine code in evolution is to constrain mutation and crossover to ensure…
Expand
Highly Cited
1996
Highly Cited
1996
Thumb: reducing the cost of 32-bit RISC performance in portable and consumer applications
L. Goudge
,
S. Segars
COMPCON '96. Technologies for the Information…
1996
Corpus ID: 206568018
This article discusses a RISC architectural innovation from ARM known as Thumb. High-end embedded control applications such as…
Expand
1991
1991
VLSI for Artificial Intelligence and Neural Networks
J. Delgado-Frías
,
W. Moore
Springer US
1991
Corpus ID: 31433921
A selection of 39 papers present novel and emerging approaches to VLSI implementation of machines for artificial intelligence and…
Expand
1990
1990
The Gmicro/300 32-bit microprocessor
T. Kitahara
,
Taizo Satoh
IEEE Micro
1990
Corpus ID: 12948736
A high-end microprocessor, the Gmicro/300, based on the TRON architecture specification is described. In contrast to other RISC…
Expand
1987
1987
A 32-bit CMOS microprocessor with on-chip cache and TLB
H. Kadota
,
J. Miyake
,
+4 authors
K. Kagawa
1987
Corpus ID: 62718339
A 32-b general-purpose microprocessor has been developed using 1-/spl mu/m CMOS technology. The chip, containing 372 K…
Expand
Review
1985
Review
1985
A 32-bit VLSI digital signal processor
W. P. Hayes
,
R. N. Kershaw
,
+13 authors
L. Tran
IEEE Journal of Solid-State Circuits
1985
Corpus ID: 26850550
A general-purpose programmable digital signal processor (DSP) has been implemented in 1.5-/spl mu/m (L/SUB eff/) NMOS technology…
Expand
1981
1981
A 32-bit execution unit in an advanced NMOS technology
M. Pomper
,
W. Beifuss
,
K. Horninger
,
W. Kaschte
IEEE Journal of Solid-State Circuits
1981
Corpus ID: 12093237
The circuit and design of an experimental 32-bit execution unit are described. It is fabricated in a scaled NMOS single-layer…
Expand