Skip to search formSkip to main contentSkip to account menu

Wishbone (computer bus)

Known as: Wishbone, Wishbone Bus 
The Wishbone Bus is an open source hardware computer bus intended to let the parts of an integrated circuit communicate with each other. The aim is… 
Wikipedia (opens in a new tab)

Related topics

Related topics

18 relations
Advanced Microcontroller Bus ArchitectureBus (computing)Central processing unitCombinational logic

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2016
2016
FORCE CALCULATION IN UPRIGHT OF A FSAE RACE CAR
Forces are generated at the tire contact patch during various maneuvers of the car and transferred to the chassis through the… 
2013
2013
Metglas–Elgiloy bi-layer, stent cell resonators for wireless monitoring of viscosity and mass loading
This paper presents the design and evaluation of magnetoelastic sensors intended for wireless monitoring of tissue accumulation… 
2013
2013
Experimental & Finite Element Analysis of Left Side Lower Wishbone Arm of Independent Suspension System
The Wishbone control arm is a type of independent suspension used in motor vehicles. The general function of control arms is to… 
2012
2012
Simulation Aspects of a Full-Car ATV Model Semi-Active Suspension
This paper is concerned with the design, modeling, and simulation and testing procedure of All Terrain Vehicle (ATV) fitted with… 
2012
2012
Memory-mapped I/O over dual port BRAM on FPGA
Nowadays, Direct Memory Access (DMA) is one of the most used mechanisms for data transfer between a processor and its peripherals… 
2008
2008
Assertion-based verification and on-line testing in Horus
Horus is a prototype environment for the support of assertion-based design. Formal properties, written in a standard (PSL or SVA… 
2007
2007
Automated Integration and Communication Synthesis of Reconfigurable MPSoC Platform
The communication synthesis is the main problematic in the multiprocessor system-on-chip (MPSoC). To resolve this problem… 
Highly Cited
2007
Highly Cited
2007
Design of Homogeneous Communication Infrastructures for Partially Reconfigurable FPGAs
Dynamicreconfigurationisapromisingapproachtoenhance the resource efficiency of FPGAs beyond the current possibilities. One of the… 
2005
2005
FPGA-based servo control and three-dimensional dynamic interpolation
The design and implementation of a field-programmable gate array (FPGA)-based controller that employs three-dimensional dynamic… 
2002
2002
Multimedia SoC: a systolic core for embedded DCT evaluation
The growing interest in video standards has fostered many research activities towards efficient transform architectures. Many… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)