Design of Homogeneous Communication Infrastructures for Partially Reconfigurable FPGAs

@inproceedings{Hagemeyer2007DesignOH,
  title={Design of Homogeneous Communication Infrastructures for Partially Reconfigurable FPGAs},
  author={Jens Hagemeyer and Boris Kettelhoit and Markus K{\"o}ster and Mario Porrmann},
  booktitle={ERSA},
  year={2007}
}
Dynamic reconfiguration is a promising approach to enhance the resource efficiency of FPGAs beyond the current possibilities. One of the main prerequisites for its implementation is a communication infrastructure that enables data transfer between the hardware modules that are placed on the FPGA at run-time. In this paper we present a new communication macro for Xilinx FPGAs that considers the special requirements of these systems. While most solutions that were presented so far enable basic… CONTINUE READING
Highly Cited
This paper has 36 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 29 extracted citations

IbIS: Interface-based Interconnection Structure for Dynamically Reconfigurable FPGAs

2018 IEEE International Symposium on Circuits and Systems (ISCAS) • 2018
View 4 Excerpts
Highly Influenced

Minimizing Internal Fragmentation by Fine-Grained Two-Dimensional Module Placement for Runtime Reconfiguralble Systems

2009 17th IEEE Symposium on Field Programmable Custom Computing Machines • 2009
View 3 Excerpts
Highly Influenced

Reconfigurable SoC FPGA based: Overview and trends

2017 International Conference on Advanced Systems and Electric Technologies (IC_ASET) • 2017
View 1 Excerpt

A Novel approach for accelerating bitstream relocation in many-core partially reconfigurable applications

2013 International Conference on Control, Decision and Information Technologies (CoDIT) • 2013
View 1 Excerpt

A Routing Architecture for Mapping Dataflow Graphs at Run-Time

2011 21st International Conference on Field Programmable Logic and Applications • 2011
View 1 Excerpt

References

Publications referenced by this paper.
Showing 1-10 of 15 references

Dedicated module access in dynamically reconfigurable systems

Proceedings 20th IEEE International Parallel & Distributed Processing Symposium • 2006
View 1 Excerpt

Elementary block based 2-dimensional dynamic and partial reconfiguration for Virtex-II FPGAs

Proceedings 20th IEEE International Parallel & Distributed Processing Symposium • 2006
View 1 Excerpt

Porrmann . REPLICA 2 Pro : Task relocation by bitstream manipulation in VirtexII / Pro FPGAs

M.
2006

A design methodology for dynamic reconfiguration: the Caronte architecture

19th IEEE International Parallel and Distributed Processing Symposium • 2005
View 1 Excerpt

Context saving and restoring for multitasking in reconfigurable systems

International Conference on Field Programmable Logic and Applications, 2005. • 2005
View 1 Excerpt

Modular partial reconfigurable in Virtex FPGAs

International Conference on Field Programmable Logic and Applications, 2005. • 2005
View 1 Excerpt

Task placement for heterogeneous reconfigurable architectures

Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005. • 2005
View 1 Excerpt

Similar Papers

Loading similar papers…