Skip to search formSkip to main contentSkip to account menu

TILEPro64

TILEPro64 is a multicore processor (Tile processor) manufactured by Tilera. It consists of a cache-coherent mesh network of 64 "tiles", where each… 
Wikipedia (opens in a new tab)

Related topics

Related topics

17 relations
Arithmetic logic unitCPU cacheCache coherenceHistory of computing hardware (1960s–present)

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2016
2016
GPRM : a high performance programming framework for manycore processors
Processors with large numbers of cores are becoming commonplace. In order to utilise the available resources in such systems… 
Review
2015
Review
2015
Towards efficient security policy lookup on many-core network processing platforms
Modern network security devices employ packet classification and pattern matching algorithms to inspect packets. Due to the… 
Review
2015
Review
2015
Conception et évaluation des systèmes logiciels de classifications de paquets haute-performance. (Design and evaluation of high performance software based packet classification systems)
Packet classification consists of matching packet headers against a set of pre-defined rules, and performing the action(s… 
2014
2014
Locality-aware Scheduling and Characterization of Task-based Programs
Modern computer architectures expose an increasing number of parallel features supported by complex memory access and… 
2014
2014
Cache-aware Parallel Programming for Manycore Processors
With rapidly evolving technology, multicore and manycore processors have emerged as promising architectures to benefit from… 
2013
2013
Porting Barrelfish to the Tilera TILEPro64 Architecture
Barrelfish is a research operating system with the focus on the scalability of manycore architectures and the increasing numbers… 
2012
2012
A Cilk Implementation of LTE Base-station up- link on the TILEPro64 Processor Master of Science Thesis in the Programme of Integrated Electronic System Design
Cilk is a multithreaded programming language developed by MIT. It has a significant feature that its runtime system can schedule… 
2012
2012
Distance-Constrained Force-Directed Process Mapping for MPSoC Architectures
In this paper, we present a novel approach for automated mapping of software processes onto the cores of MPSoC architectures… 
2011
2011
ACilk Implementation of LTE Base-station uplink on the TILEPro64 Processor
Cilk is a multithreaded programming language developed by MIT. It has a significant feature that its runtime system can schedule… 
2010
2010
Locality-Aware Many-Core Garbage Collection
The wide-scale deployment of multi-core and many-core processors will necessitate fundamental changes to garbage collectors… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)