Skip to search formSkip to main contentSkip to account menu

TILE64

Known as: Tile (disambiguation) 
TILE64 is a multicore processor manufactured by Tilera. It consists of a mesh network of 64 "tiles", where each tile houses a general purpose… 
Wikipedia (opens in a new tab)

Related topics

Related topics

15 relations
Arithmetic logic unitCPU cacheGNUGNU C Library

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
Parallelization of Connected-Component Labeling on TILE64 Many-Core Platform
Many-core technology is considering as a key to improve the performance of recent computer systems. To obtain good performance… 
Review
2012
Review
2012
Efficient Parallel Framework for H.264/AVC Deblocking Filter on Many-Core Platform
The H.264/AVC deblocking filter is becoming the performance bottleneck of H.264/AVC parallelization on many-core platform… 
2012
2012
Implementation of FFT and CRBLASTER on the Maestro processor
Currently, most microprocessors use multiple cores to increase performance while limiting power usage. Some processors use not… 
2011
2011
Parallel deblocking filter for H.264/AVC implemented on Tile64 platform
For the purpose of accelerating deblocking filter, which accounts for a significant percentage of H.264/AVC decoding time, some… 
2011
2011
An Efficient Programming Paradigm for Shared-Memory Master-Worker Video Decoding on TILE64 Many-Core Platform
The ubiquity of many-core architectures brings challenges in making scalable application software, changing dramatically from the… 
2011
2011
Performance evaluation of canny edge detection on a tiled multicore architecture
In the last few years, a variety of multicore architectures have been used to parallelize image processing applications. In this… 
2010
2010
Parallelization of Motion JPEG Decoder on TILE64 Many-Core Platform
The ubiquity of many-core architectures poses challenges to software developers to make scalable software. To parallelize data… 
2010
2010
Distributed Virtual Bit-Slice Synchronizer: A Scalable Hardware Barrier Mechanism for n-Dimensional Meshes
The work presents a distributed hardware-level barrier mechanism for n-dimensional mesh-connected MIMD computers, called… 
Review
2010
Review
2010
Investigation of the Tilera processor for real time hazard detection and avoidance on the Altair Lunar Lander
The High Performance Processor (HPP) Task of the Advanced Avionics and Processor Systems (AAPS) Project, part of the Exploration… 
2007
2007
The Tile Processor™ architecture: Embedded multicore for networking and digital multimedia
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)