Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 234,989,041 papers from all fields of science
Search
Sign In
Create Free Account
TILE64
Known as:
Tile (disambiguation)
TILE64 is a multicore processor manufactured by Tilera. It consists of a mesh network of 64 "tiles", where each tile houses a general purpose…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
15 relations
Arithmetic logic unit
CPU cache
GNU
GNU C Library
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2012
2012
Benchmarking CRBLASTER on the 350-MHz 49-core Maestro Development Board
K. Mighell
2012
Corpus ID: 7322464
I describe the performance of the CRBLASTER computational framework on a 350-MHz 49-core Maestro Development Board (MDB). The 49…
Expand
2011
2011
Parallel deblocking filter for H.264/AVC implemented on Tile64 platform
C. Yan
,
Feng Dai
,
+4 authors
Yasong Zheng
IEEE International Conference on Multimedia and…
2011
Corpus ID: 14260627
For the purpose of accelerating deblocking filter, which accounts for a significant percentage of H.264/AVC decoding time, some…
Expand
2011
2011
An Efficient Programming Paradigm for Shared-Memory Master-Worker Video Decoding on TILE64 Many-Core Platform
Xuan-Yi Lin
,
Kuan-Chou Lai
,
S. Tseng
,
Kuan Ching Li
,
Yeh-Ching Chung
International Conference on Parallel Processing
2011
Corpus ID: 6509107
The ubiquity of many-core architectures brings challenges in making scalable application software, changing dramatically from the…
Expand
2011
2011
CRBLASTER: Benchmarking a Cosmic-Ray Rejection Application on the 49-core MAESTRO Processor
K. Mighell
2011
Corpus ID: 62468223
I describe the performance of CRBLASTER, a parallel-processing cosmic-ray application, on the new 49-core MAESTRO processor which…
Expand
Review
2011
Review
2011
Evaluating Multicore Architectures for Application in High Assurance Systems
Ryan Bradetich
,
P. Oman
,
J. Alves-Foss
,
T. Rice
2011
Corpus ID: 2929396
Multiple Independent Levels of Security (MILS) systems require the ability to cleanly isolate various processes from each other…
Expand
2009
2009
A Novel Macro-Block Group Scheme of AVS Coding for Many-Core Processor
Zhenyu Wang
,
Luhong Liang
,
Xianguo Zhang
,
Jun Sun
,
Debin Zhao
,
Wen Gao
2009
Corpus ID: 17499029
The slice-level parallelism is popular in parallel video coding. However, the quality loses greatly because the dependency…
Expand