Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 238,164,653 papers from all fields of science
Search
Sign In
Create Free Account
Retiming
Retiming is the technique of moving the structural location of latches or registers in a digital circuit to improve its performance, area, and/or…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
8 relations
And-inverter graph
C-slowing
Design closure
Directed graph
Expand
Broader (1)
Formal methods
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2014
2014
Overloaded CDMA bus topology for MPSoC interconnect
K. E. Ahmed
,
Mohammed M. Farag
International Conference on Reconfigurable…
2014
Corpus ID: 5876173
Intra-chip communication is a major bottleneck in modern multiprocessor system-on-chip (MPSoC) designs. The bus topology is the…
Expand
2007
2007
A low-power quadrature digital modulator in 0.18um CMOS
Song Hu
2007
Corpus ID: 58961263
Quadrature digital modulation techniques are widely used in modern communication systems because of their high performance and…
Expand
2007
2007
Gb/s CDR circuit for large synchronous networks
S. Tontisirin
,
R. Tielert
European Solid-State Circuits Conference
2007
Corpus ID: 11075311
This paper presents a fully integrated clock and data recovery circuit (CDR) for clock distribution in large synchronous networks…
Expand
2007
2007
A Hybrid Approach for Equivalence Checking Between System Level and RTL Descriptions
B. Alizadeh
,
M. Fujita
2007
Corpus ID: 14840859
In this paper we present a hybrid method to check the equivalence between an algorithmic specification in C (ASC) as a golden…
Expand
2006
2006
Contention-conscious transaction ordering in multiprocessor DSP systems
M. Khandelia
,
N. Bambha
,
S. Bhattacharyya
IEEE Transactions on Signal Processing
2006
Corpus ID: 15086818
This paper explores the problem of efficiently ordering interprocessor communication (IPC) operations in statically scheduled…
Expand
2005
2005
Reducing the power consumption of FPGAs through retiming
R. Fischer
,
K. Buchenrieder
,
U. Nageldinger
European Conference on the Engineering of…
2005
Corpus ID: 206612919
High power dissipation is one of the major disadvantages of FPGAs. A main part of the power consumed is caused by glitches. This…
Expand
1998
1998
MDG-based verification by retiming and combinational transformations
O. Mohamed
,
E. Cerny
,
Xiaoyu Song
Proceedings of the 8th Great Lakes Symposium on…
1998
Corpus ID: 6709632
Multiway Decision Graphs (MDGs) have been recently proposed as an efficient verification tool for RTL designs based on an…
Expand
1998
1998
How Powerful is Retiming
A. Aziz
,
H. Zhou
,
V. Singhal
1998
Corpus ID: 6379312
This paper is about exploring the power of retiming and resynthesis. We show that there exists a pair of \sequentially equivalent…
Expand
1996
1996
Synchronous circuit optimization via multidimensional retiming
N. Passos
,
E. Sha
1996
Corpus ID: 2735372
Time-critical sections of multidimensional applications, such as image processing and computational fluid dynamics are in general…
Expand
1994
1994
Retiming of DSP programs for optimum vectorization
Vojin Zivojnovic
,
S. Ritz
,
H. Meyr
Proceedings of ICASSP '94. IEEE International…
1994
Corpus ID: 43774774
Vectorization of digital signal processing programs given in form of data-flow graphs (DFG) is treated. It is shown that for…
Expand