Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 225,206,855 papers from all fields of science
Search
Sign In
Create Free Account
Retiming
Retiming is the technique of moving the structural location of latches or registers in a digital circuit to improve its performance, area, and/or…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
8 relations
And-inverter graph
C-slowing
Design closure
Directed graph
Expand
Broader (1)
Formal methods
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2011
2011
An algorithmic transformation for FPGA implementation of high throughput filters
H. M. Kamboh
,
S. Khan
International Conference on Emerging Technologies
2011
Corpus ID: 36204413
This paper proposes novel design methodologies for generating feed forward and recursive architectures for optimal mapping on…
Expand
2006
2006
ARTEMIS: 40-gb/s all-optical self-routing node and network architecture employing asynchronous bit and packet-level optical signal processing
E. Kehayas
,
Konstantinos Vyrsokinos
,
L. Stampoulidis
,
K. Christodoulopoulos
,
Kyriakos Vlachos
,
H. Avramopoulos
Journal of Lightwave Technology
2006
Corpus ID: 13127678
A 40-Gb/s asynchronous self-routing network and node architecture that exploits bit and packet level optical signal processing to…
Expand
Highly Cited
2000
Highly Cited
2000
Physical planning with retiming
J. Cong
,
S. Lim
IEEE/ACM International Conference on Computer…
2000
Corpus ID: 14228411
In this paper, we propose a unified approach to partitioning, floorplanning, and retiming for effective and efficient performance…
Expand
Highly Cited
2000
Highly Cited
2000
IGRAINE-an Implication GRaph-bAsed engINE for fast implication, justification, and propagation
P. Tafertshofer
,
A. Ganz
,
K. Antreich
IEEE Trans. Comput. Aided Des. Integr. Circuits…
2000
Corpus ID: 5548644
Implication, justification, and propagation are three important Boolean problems that have to be solved during many tasks in…
Expand
1997
1997
Incorporating interconnect, register, and clock distribution delays into the retiming process
Tolga Soyata
,
E. Friedman
,
J. Mulligan
IEEE Trans. Comput. Aided Des. Integr. Circuits…
1997
Corpus ID: 13875503
A retiming algorithm is presented which includes the effects of variable register, clock distribution, and interconnect delays…
Expand
1997
1997
Continuous retiming: algorithms and applications
P. Pan
Proceedings International Conference on Computer…
1997
Corpus ID: 16806218
This paper introduces a continuous version of retiming (called c-retiming). As retiming, a c-retiming of a circuit is also an…
Expand
Highly Cited
1994
Highly Cited
1994
Efficient implementation of retiming
Narendra V. Shenoy
,
R. Rudell
International Conference on Computer Aided Design
1994
Corpus ID: 14402618
Retiming is a technique for optimizing sequential circuits. It repositions the registers in a circuit leaving the combinational…
Expand
1994
1994
Retiming sequential circuits to enhance testability
S. Dey
,
S. Chakradhar
Proceedings of the ... IEEE VLSI Test Symposium
1994
Corpus ID: 7181041
This paper presents a technique to enhance the testability of sequential circuits by repositioning registers. A novel retiming…
Expand
Highly Cited
1991
Highly Cited
1991
Understanding retiming through maximum average-weight cycles
M. Papaefthymiou
ACM Symposium on Parallelism in Algorithms and…
1991
Corpus ID: 5682889
A synchronous circuit built of functional elements and registers is a simple implementation of the semisystolic model of…
Expand
1985
1985
Topological Transformations as a Tool in the Design of Systolic Networks
K. Culík
,
I. Fris
Theoretical Computer Science
1985
Corpus ID: 19276450
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE