Skip to search formSkip to main contentSkip to account menu

Design closure

Known as: Design constraint 
Design closure is the process by which a VLSI design is modified from its initial description to meet a growing list of design constraints and… 
Wikipedia (opens in a new tab)

Related topics

Related topics

16 relations
Design flow (EDA)Electronic design automationFan-outFormal equivalence checking

Broader (1)

Electronic engineering

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2015
2015
Modules placement technique under constraint of FPGA forbidden zones
Runtime partial reconfiguration of programmable hardware devices can be applied to enhance many applications in high-end embedded… 
2013
2013
An Innovative Approach to Detect Glitches in Hardware Implementations on FPGAs
AN INNOVATIVE APPROACH TO DETECT GLITCHES IN HARDWARE IMPLEMENTATIONS ON FPGAS Kinjalben Shah, MS George Mason University, 2013… 
2012
2012
Uncertainty in loading and control of an active column critical to buckling
Buckling of load-carrying column structures is an important design constraint in light-weight structures as it may result in the… 
2010
2010
Controller Design Automation for Aeroservoelastic Design Optimization of Wind Turbines
The purpose of this paper is to integrate the controller design of wind turbines with structure and aerodynamic analysis and use… 
2006
2006
VLSI-SOC: From Systems to Chips - IFIP TC 10/ WG 10.5 Twelfth International Conference on Very Large Scale Integration of System on Chip (VLSI-SoC 2003), December 1-3, 2003, Darmstadt, Germany
Effect of Power Optimizations on Soft Error Rate.- Dynamic Models for Substrate Coupling in Mixed-Mode Systems.- Hinoc: A… 
2004
2004
Bitwise and Dictionary Modeling for Code Compression on Transport Triggered Architectures
Program code size has become a critical design constraint of embedded systems. Code compression is one of the approaches to… 
2003
2003
A utilitarian UAV design for NASA bioinspired flight control research
A small airframe design that is optimized for launch, recovery, and mass production is presented. 
2003
2003
Low power multiplication algorithm for switching activity reduction through operand decomposition
A novel low power multiplication algorithm for reducing switching activity through operand decomposition is proposed. Our… 
2002
2002
Implementation Study of Implicit Uncertainty Propagation (IUP) in Decomposition-Based Optimization
In previous work we have developed and implemented a mathematical construct referred to as “Implicit Uncertainty Propagation (IUP… 
1995
1995
Energy-efficient instruction set architecture for CMOS microprocessors
Concern over power dissipation in CMOS microprocessors is increasing, not just for portable battery-based applications, but also…