Design flow (EDA)

Known as: Design flows (EDA) 
Design flows are the explicit combination of electronic design automation tools to accomplish the design of an integrated circuit. Moore's law has… (More)
Wikipedia

Related topics

Related topics

18 relations
Alberto Sangiovanni-VincentelliAsynchronous systemClock signalDesign Automation Conference
(More)

Broader (1)

Digital electronics

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2005
Highly Cited
2005
NoC synthesis flow for customized domain specific multiprocessor systems-on-chip
The growing complexity of customizable single-chip multiprocessors is requiring communication resources that can only be provided… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table 1
Is this relevant?
Highly Cited
2005
Highly Cited
2005
Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS
In this paper, we have analyzed and modeled failure probabilities (access-time failure, read/write failure, and hold failure) of… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2004
Highly Cited
2004
A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation
This paper describes a novel design methodology to implement a secure DPA resistant crypto processor. The methodology is suitable… (More)
  • figure 1
  • figure 2
  • figure 4
  • figure 3
  • figure 5
Is this relevant?
Highly Cited
2003
Highly Cited
2003
Metropolis: An Integrated Electronic System Design Environment
Today, the design chain lacks adequate support, with most system-level designers using a collection of unlinked tools. The… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
Highly Cited
2003
Highly Cited
2003
SPARK: a high-level synthesis framework for applying parallelizing compiler transformations
This paper presents a modular and extensible high-level synthesis research system, called SPARK, that takes a behavioral… (More)
  • figure 1
  • figure 2
  • figure 4
  • figure 3
  • figure 5
Is this relevant?
Highly Cited
2002
Highly Cited
2002
A network on chip architecture and design methodology
We propose a packet switched platform for single chip systems which scales well to an arbitrary number of processor like… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table 1
Is this relevant?
Highly Cited
2002
Highly Cited
2002
Embedded deterministic test for low cost manufacturing test
This paper introduces embedded deterministic test (EDT) technology, which reduces manufacturing test cost by providing one to two… (More)
  • figure 1
  • figure 3
  • figure 4
  • table 1
  • figure 6
Is this relevant?
Highly Cited
2000
Highly Cited
2000
Design issues for Dynamic Voltage Scaling
Processors in portable electronic devices generally have a computational load which has time-varying performance requirements… (More)
  • figure 2
  • figure 3
  • figure 4
  • figure 5
  • figure 7
Is this relevant?
Highly Cited
2000
Highly Cited
2000
C-based SoC design flow and EDA tools: an ASIC and system vendorperspective
This paper examines the achievements and future of system-on-a-chip (SoC) design methodology and design flow from the viewpoints… (More)
Is this relevant?
Highly Cited
1999
Highly Cited
1999
An interconnect-centric design flow for nanometer technologies
  • Jason Cong
  • International Symposium on VLSI Technology…
  • 1999
As integrated circuits (ICs) are scaled into nanometer dimensions and operate in giga-hertz frequencies, interconnect design and… (More)
  • figure 1
  • figure 2
  • table 1
Is this relevant?