Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 237,471,615 papers from all fields of science
Search
Sign In
Create Free Account
PLL multibit
Known as:
Multibit PLL
, Phase-lock multibit
, Multibit phase locked loop
Expand
A PLL multibit or multibit PLL is a phase-locked loop (PLL) which achieves improved performance compared to a unibit PLL by using more bits. Unibit…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
17 relations
Analog signal
Digital data
Electronic oscillator
Feedback
Expand
Broader (2)
Control theory
Digital signal processing
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2019
2019
Fingerprint-based Protein Identification in Cell Culture Medium Using Environment-sensitive Turn-on Fluorescent Polymer
Hiroka Sugai
,
S. Tomita
,
Sayaka Ishihara
,
R. Kurita
Sensors and materials
2019
Corpus ID: 96452405
The identification of secreted proteins in cell culture supernatants is a useful method for the noninvasive evaluation of…
Expand
2015
2015
다양한 PCB의 전원 분배 망에서의 PLL의 전자기 내성 검증
황원준
,
위재경
2015
Corpus ID: 195920770
전자장치의 복잡도 증가와 전원 전압 감소 추세에 따라, 내부 또는 외부에서 발생되는 노이즈에 대한 칩 또는 모듈의 전자기 내성 평가는 필수적이다. 칩 레벨 EMS 표준 시험방법으로 IEC 62132-4의 Direct Power…
Expand
2010
2010
Modeling and Characterization of an All-Digital Phase-Locked Loop
A. Johnson
,
F. Andersson
2010
Corpus ID: 54063071
The thesis "Modeling and Characterization of an All-Digital PLL" aims to create a behavioral model of an All-Digital Phase-Locked…
Expand
2006
2006
Timing Recovery With Frequency Offset and Random Walk: Cramér–Rao Bound and a Phase- Locked Loop Postprocessor
A. Nayak
,
J. Barry
,
G. Feyh
,
S. McLaughlin
IEEE Transactions on Communications
2006
Corpus ID: 1003630
We consider the problem of timing recovery for bandlimited, baud-rate sampled systems with intersymbol interference and a timing…
Expand
2006
2006
An approximation of the pull-out frequency parameter in a second-order PLL
John Stensby
Proceeding of the Thirty-Eighth Southeastern…
2006
Corpus ID: 11151786
Consider a phase-lock loop (PLL) that is phase locked to a constant frequency reference. Under this condition, the PLL pull-out…
Expand
2005
2005
Characterization of 1.2GHz Phase Locked Loops and Voltage Controlled Oscillators in a Total Dose Radiation Environment
M. Vandepas
,
Kerem Ok
,
Anantha Nag Nemmani
,
M. Brownlee
,
K. Mayaram
,
U. Moon
2005
Corpus ID: 1218076
Radiation hardness is an important consideration for Phase Locked Loops (PLLs) intended for space applications. Total dose…
Expand
2005
2005
Characterization of deep-submicron varactor mismatches in a digitally controlled oscillator
K. Waheed
,
R. Staszewski
Proceedings of the IEEE Custom Integrated…
2005
Corpus ID: 14874965
The use of deep sub-micron CMOS processes presents several daunting challenges to the RF designers. The latest CMOS technologies…
Expand
2003
2003
Modeling, Detection, and Localization of High-Impedance Faults In Low-Voltage Distribution Feeders
F. Uriarte
2003
Corpus ID: 18394613
(ABSTRACT) High-impedance faults (HIFs) on distribution feeders are abnormal electrical conditions that cannot be detected by…
Expand
2002
2002
A fully integrated 2.4GHz LC-VCO frequency synthesizer with 3ps jitter in 0.18µm standard digital CMOS copper technology
N. D. Dalt
,
S. Derksen
,
P. Greco
,
C. Sandner
,
H. Schmid
,
Klaus Strohmayer
Proceedings of the 27th European Solid-State…
2002
Corpus ID: 9607154
A fully integrated low jitter frequency synthesizer with a 2.4GHz LC-VCO PLL realized in a standard digital O. 18um CMOS copper…
Expand
Review
1992
Review
1992
Simulation and modeling-an improved VCO macromodel
Resve A. Saleh
,
A. Yang
IEEE Circuits and Devices Magazine
1992
Corpus ID: 44607388
A SPICE macromodel for a phase-locked loop (PLL) featuring design simplicity and a reduced simulation time which was introduced…
Expand