• Publications
  • Influence
All-digital frequency synthesizer in deep-submicron CMOS
PREFACE. 1 INTRODUCTION. 1.1 Frequency Synthesis. 1.1.1 Noise in Oscillators. 1.1.2 Frequency Synthesis Techniques. 1.2 Frequency Synthesizer as an Integral Part of an RF Transceiver. 1.2.1Expand
  • 271
  • 57
  • PDF
1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS
TLDR
We propose and demonstrate a 20-ps time-to-digital converter (TDC) realized in 90-nm digital CMOS, which is the finest logic-level regenerative timing in CMOS. Expand
  • 313
  • 21
Phase-domain all-digital phase-locked loop
TLDR
A fully digital frequency synthesizer for RF wireless applications has recently been proposed. Expand
  • 194
  • 17
  • PDF
Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS Process
A novel digitally controlled oscillator (DCO)-based architecture for frequency synthesis in wireless RF applications is proposed and demonstrated. It deliberately avoids any use of an analog tuningExpand
  • 179
  • 12
  • PDF
A first multigigahertz digitally controlled oscillator for wireless applications
A novel digitally controlled oscillator (DCO) architecture for multigigahertz wireless RF applications, such as short-range wireless connectivity or cellular phones, is proposed and demonstrated. ItExpand
  • 154
  • 12
All-Digital PLL With Ultra Fast Settling
  • R. Staszewski, P. Balsara
  • Mathematics, Computer Science
  • IEEE Transactions on Circuits and Systems II…
  • 20 February 2007
TLDR
We present novel techniques used in the all-digital PLL to achieve an ultra-fast frequency acquisition of <50 mus while maintaining excellent phase noise. Expand
  • 102
  • 12
  • PDF
A 56.4-to-63.4 GHz Multi-Rate All-Digital Fractional-N PLL for FMCW Radar Applications in 65 nm CMOS
TLDR
A mm-wave digital transmitter based on a 60 GHz all-digital phase-locked loop (ADPLL) with wideband frequency modulation (FM) for FMCW radar applications is proposed. Expand
  • 117
  • 11
  • PDF
A Class-F CMOS Oscillator
TLDR
An oscillator topology demonstrating an improved phase noise performance is proposed in this paper. Expand
  • 107
  • 11
  • PDF
Event-driven Simulation and modeling of phase noise of an RF oscillator
TLDR
A novel simulation technique that uses an event-driven VHDL simulator to model phase noise behavior of an RF oscillator for wireless applications is proposed and demonstrated. Expand
  • 125
  • 9
Direct RF sampling mixer with recursive filtering in charge domain
TLDR
We present a direct RF sampling technique in which an input RF signal is converted to a current waveform, gated and integrated on a sampling capacitor. Expand
  • 99
  • 9
  • PDF