Skip to search formSkip to main contentSkip to account menu

MCDRAM

Multi-Channel DRAM or MCDRAM (pronounced em cee dee ram) is a 3D-stacked DRAM that is used in the Intel Xeon Phi processor codenamed Knights Landing… 
Wikipedia (opens in a new tab)

Related topics

Related topics

8 relations

Broader (3)

Computer architectureComputer memoryParallel computing
Dynamic random-access memoryHigh Bandwidth MemoryHybrid Memory CubeThree-dimensional integrated circuit

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2019
2019
Initial benchmarking of the Intel 3D-stacked MCDRAM
Modern, manycore processors are increasingly using high-bandwidth memory (HBM) to provide the necessary memory bandwidth to high… 
2018
2018
Data Placement on Heterogeneous Memory Architectures
Memory bandwidth has long been the limiting scaling factor for high-performance applications. To overcome this limitation… 
2018
2018
McDRAM: Low Latency and Energy-Efficient Matrix Computation in DRAM
2017
2017
An Efficient Implementation of the Transitive Closure Problem on Intel KNL Architecture
An important trend in modern supercomputing is a frequent usage of co-processors, such as GPUs and Intel Xeon PHIs. The recent… 
2017
2017
Current State of the Cray MPT Software Stacks on the Cray XC Series Supercomputers
HPC applications heavily rely on Message Passing Interface (MPI) and SHMEM programming models to develop distributed memory… 
2016
2016
Optimization and Evaluation of VLPL-S Particle-in-cell Code on Knights Landing
VLPL-S code is developed based on the particlein-cell (PIC) algorithm, which is the mainstream algorithm of plasma behavior… 
2016
2016
Estimating the Performance Impact of the MCDRAM on KNL Using Dual-Socket Ivy Bridge Nodes on Cray XC 30
NERSC is preparing for its next petascale system, named Cori, a Cray XC system based on the Intel KNL MIC architecture. Each Cori… 
2016
2016
Intel ® Xeon Phi TM Processor 7200 Family Memory Management Optimizations
  • 2016
  • Corpus ID: 52228027
This paper examines software performance optimization for an implementation of a nonlibrary version of DGEMM executing on the… 
2016
2016
Enhancing application performance using heterogeneous memory architectures on a many-core platform
The 2nd generation Intel® Xeon Phi processor (codenamed Knights Landing) is Intel's first self-booting Xeon Phi processor that is… 
2016
2016
Performance Comparison of a Two-Dimensional Elliptic Test Problem on Intel Xeon Phis REU Site : Interdisciplinary Program in High Performance Computing
The Intel Xeon Phi is a many-core processor with a theoretical peak performance of approximately 1 TFLOP/s in double precision… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)