Skip to search formSkip to main contentSkip to account menu

MCDRAM

Multi-Channel DRAM or MCDRAM (pronounced em cee dee ram) is a 3D-stacked DRAM that is used in the Intel Xeon Phi processor codenamed Knights Landing… 
Wikipedia (opens in a new tab)

Related topics

Related topics

8 relations

Broader (3)

Computer architectureComputer memoryParallel computing
Dynamic random-access memoryHigh Bandwidth MemoryHybrid Memory CubeThree-dimensional integrated circuit

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2020
2020
McDRAM v2: In-Dynamic Random Access Memory Systolic Array Accelerator to Address the Large Model Problem in Deep Neural Networks on the Edge
The energy efficiency of accelerating hundreds of MB-large deep neural networks (DNNs) in a mobile environment is less than that… 
2019
2019
K-Athena: A Performance Portable Structured Grid Finite Volume Magnetohydrodynamics Code
Large scale simulations are a key pillar of modern research and require ever-increasing computational resources. Different novel… 
2019
2019
Efficient GPU-based parallelization of solvation calculation for the blind docking problem
Molecular docking techniques are widely used in computational drug discovery. Most of these techniques simulate the way that a… 
2019
2019
Efficient Parallel Sort on AVX-512-Based Multi-Core and Many-Core Architectures
Sorting kernels are a fundamental part of numerous applications. The performance of sorting implementations is usually limited by… 
2018
2018
Optimizations of Unstructured Aerodynamics Computations for Many-core Architectures
We investigate several state-of-the-practice shared-memory optimization techniques applied to key routines of an unstructured… 
2017
2017
Automating the Application Data Placement in Hybrid Memory Systems
Multi-tiered memory systems, such as those based on Intel® Xeon Phi™processors, are equipped with several memory tiers with… 
Review
2017
Review
2017
Multi-level spatial and temporal tiling for efficient HPC stencil computation on many-core processors with large shared caches
2017
2017
Power-aware computing: Measurement, control, and performance analysis for Intel Xeon Phi
The emergence of power efficiency as a primary constraint in processor and system designs poses new challenges concerning power… 
2017
2017
The Open Community Runtime on the Intel Knights Landing Architecture
The Intel Xeon Phi Knights Landing manycore processor comes with new interesting features: on-chip high-bandwidth memory and… 
2016
2016
Effective Use of Large High-Bandwidth Memory Caches in HPC Stencil Computation via Temporal Wave-Front Tiling
Stencil computation is an important class of algorithms used in a large variety of scientific-simulation applications. The… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)