Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 229,864,979 papers from all fields of science
Search
Sign In
Create Free Account
High Bandwidth Memory
Known as:
HBM 2
, HBM2
, HBM
Expand
High Bandwidth Memory (HBM) is a high-performance RAM interface for 3D-stacked DRAM from AMD and Hynix. It is to be used in conjunction with high…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
25 relations
AMD Radeon 400 series
Die (integrated circuit)
Dynamic random-access memory
GeForce 10 series
Expand
Broader (1)
Computer memory
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2012
2012
A relationship between three analytical approaches to nonlinear problems
Ahmet Yildirim
,
Ahmet Yildirim
,
H. Askari
,
M. K. Yazdi
,
Y. Khan
Applied Mathematics Letters
2012
Corpus ID: 3918670
2008
2008
Investigation of ESD performance of silicide-blocked stacked NMOSFETs in a 45nm bulk CMOS technology
K. Chatty
,
D. Alvarez
,
M. Abou-Khalil
,
C. Russ
,
J. Li
,
R. Gauthier
Electrical Overstress/Electrostatic Discharge…
2008
Corpus ID: 37974771
We report on the ESD performance of dual well and triple well, silicide-blocked stacked NMOSFETs in a 45 nm CMOS technology…
Expand
2007
2007
Qualification and Reliability of a GaN Process Platform
S. Singhal
,
A. Chaudhari
,
P. Rajagopal
,
T. Li
,
W. Nagy
,
R. Therrien
2007
Corpus ID: 15315169
In this paper, the qualification of a production GaN process platform is discussed. Details of the process repeatability…
Expand
2007
2007
A Simple and Useful Layout Scheme to Achieve Uniform Current Distribution for Multi-Finger Silicided Grounded-Gate NMOS
Jian-Hsing Lee
,
Yi-Hsun Wu
,
Chin-Hsin Tang
,
T. Peng
,
Shui-Hung Chen
,
A. Oates
IEEE International Reliability Physics Symposium…
2007
Corpus ID: 21504141
The influence of the contact-to-contact space on the ESD performance of multi-finger silicided ground-gate NMOS (GGNMOS) is…
Expand
2004
2004
A 5 GHz CMOS low-noise amplifier with inductive ESD protection exceeding 3 kV HBM
P. Leroux
,
M. Steyaert
Proceedings of the 30th European Solid-State…
2004
Corpus ID: 27330242
This work presents a 5 GHz LNA with on-chip ESD-protection provided by an integrated inductor. The circuit is implemented in a…
Expand
Highly Cited
2002
Highly Cited
2002
New considerations for MOSFET power clamps
S. Poon
,
T. Maloney
Electrical Overstress/Electrostatic Discharge…
2002
Corpus ID: 21360218
1999
1999
Analyzing the switching behavior of ESD-protection transistors by very fast transmission line pulsing
H. Wolf
,
H. Gieser
,
W. Wilkening
Electrical Overstress/Electrostatic Discharge…
1999
Corpus ID: 45804717
1998
1998
A study of ESD sensitivity in AMR and GMR recording heads
C. F. Lam
,
C. Chang
,
R. Karimi
Electrical Overstress/ Electrostatic Discharge…
1998
Corpus ID: 41385944
In this paper, the behaviour of giant magnetoresistive (GMR) recording devices "zapped" with increasing human body model (HBM…
Expand
1997
1997
Standardized ESD Testing Of Magnetoresistive Recording Heads
A. Wallash
IEEE International Magnetics Conference
1997
Corpus ID: 8226125
A methodology and apparatus are described for completely characterizing the electrostatic discharge (ESD) sensitivity of…
Expand
Highly Cited
1995
Highly Cited
1995
Sub-micron chip ESD protection schemes which avoid avalanching junctions
E. Worley
,
R. Gupta
,
B. Jones
,
R. Kjar
,
C. Nguyen
,
M. Tennyson
Electrical Overstress/Electrostatic Discharge…
1995
Corpus ID: 20091187
Because of leakage problems related to avalanche breakdown of salicided junctions, an array of ESD protection methods has been…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE
or Only Accept Required