Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 237,209,290 papers from all fields of science
Search
Sign In
Create Free Account
Full custom
Known as:
Full-custom
Full-custom design is a methodology for designing integrated circuits by specifying the layout of each individual transistor and the interconnections…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
12 relations
Application-specific integrated circuit
Electronic design automation
Gate array
Integrated circuit
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
A 130-nm CMOS 0.007-$\hbox{mm}^{2}$ Ring-Oscillator-Based Self-Calibrating IR-UWB Transmitter Using an Asynchronous Logic Duty-Cycled PLL
M. Crepaldi
,
D. Demarchi
IEEE Transactions on Circuits and Systems - II…
2013
Corpus ID: 30567490
We present a 0.007 mm2 impulse-radio ultrawideband transmitter (TX) based on a ring oscillator capable of synthesizing pulses…
Expand
2010
2010
TMFab: A Transactional Memory Fabric for Chip Multiprocessors
S. Kumar
2010
Corpus ID: 59907174
With the performance of single-core processors approaching its limits, an increased amount of research effort is focused on chip…
Expand
2008
2008
Optimal Voltage Scaling, Repeater Insertion, and Wire Sizing for Wave-Pipelined Global Interconnects
Vinita V. Deodhar
,
Jeffrey A. Davis
IEEE Transactions on Circuits and Systems Part 1…
2008
Corpus ID: 4598521
The simultaneous application of voltage scaling, repeater insertion, and wire sizing is proposed in this paper to achieve high…
Expand
2008
2008
Digital signal propagation on a wafer-scale smart active programmable interconnect
O. Valorge
,
A. Nguyen
,
Y. Blaquière
,
R. Norman
,
Y. Savaria
15th IEEE International Conference on Electronics…
2008
Corpus ID: 2599912
This paper investigates the signal integrity and performance of a novel programmable interconnect technology called…
Expand
2007
2007
A Full-Custom Mixed-Signal CMOS Front-End Readout Chip for High Efficiency Small Animal PET Imaging
N. A. Mbow
,
P. Bard
,
+7 authors
Yann Hu
14th IEEE International Conference on Electronics…
2007
Corpus ID: 32744555
Today, the main challenge of Positron Emission Tomography (PET) systems dedicated to small animal imaging is to obtain high…
Expand
2005
2005
An Efficient Hardware Architecture for Factoring Integers with the Elliptic Curve Method
J. Franke
,
T. Kleinjung
,
+4 authors
C. Stahlke
2005
Corpus ID: 15197145
The security of the most popular asymmetric cryptographic scheme RSA depends on the hardness of factoring large numbers. The best…
Expand
2005
2005
Ultra Low-Power Neural Inspired Addition: When Serial Might Outperform Parallel Architectures
Valeriu Beiu
,
A. Djupdal
,
S. Aunet
International Work-Conference on Artificial and…
2005
Corpus ID: 12102778
In this paper we analyse a serial (ripple carry) and a parallel (Kogge-Stone) adder when operating in subthreshold at 100nm and…
Expand
1997
1997
A full-custom self-timed DSP processor implementation
Mikko Laiho
,
Olli Vainio
Proceedings of the 23rd European Solid-State…
1997
Corpus ID: 23776943
Asynchronous self-timed control and DCVSL logic have been used in the construction of a complete VLSI processor, targeted for DSP…
Expand
1985
1985
A Full Custom Integrated Circuit for Document Analysis Systems
J. Legat
,
P. De Muelenaere
,
P. Jespers
IEEE Journal of Solid-State Circuits
1985
Corpus ID: 6265539
This paper describes the architecture and design methodology used to produce a new custom IC intended for automatic document…
Expand
1985
1985
Custom LSI/VLSI chip design productivity
C. F. Fey
1985
Corpus ID: 62177605
A description is given of an eight-parameter empirical model for determining design manpower for full custom digital LSI/VLSI…
Expand