Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 233,605,468 papers from all fields of science
Search
Sign In
Create Free Account
Gate array
Known as:
Uncommitted Logic Array
, Gate-array
, Array
Expand
A gate array or uncommitted logic array (ULA) is an approach to the design and manufacture of application-specific integrated circuits (ASICs), using…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
50 relations
1801 series CPU
Acorn Electron
Application-specific integrated circuit
BBC Micro
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2016
2016
A Low Complexity Direction of Arrival Estimation Algorithm by Reinvestigating the Sparse Structure of Uniform Linear Arrays
Fenggang Sun
,
Peng Lan
,
Bin Gao
,
Lizhen Chen
2016
Corpus ID: 41922020
In this paper, we present a new computationally efficient method for direction-of-arrival (DOA) estimation in uniform linear…
Expand
2010
2010
Monte Carlo Simulations to Evaluate the Contribution of Si Bulk, Interconnects, and Packaging to Alpha-Soft Error Rates in Advanced Technologies
M. Gedion
,
F. Wrobel
,
F. Saigné
,
peixiong zhao
,
J. Mekki
IEEE Transactions on Nuclear Science
2010
Corpus ID: 43546902
At ground level, alpha particles are a major source of soft errors. They may result from radioactive isotopes found in electronic…
Expand
2009
2009
Irish Clefting and Information-Structure
Sebastian Sulger
2009
Corpus ID: 41221372
This paper presents an analysis of Irish clefting couched within LexicalFunctional Grammar. In Irish, cleft sentences are formed…
Expand
2006
2006
Automatic Performance Optimization of the Discrete Fourier Transform on Distributed Memory Computers
A. Bonelli
,
F. Franchetti
,
J. Lorenz
,
Markus Püschel
,
C. Ueberhuber
International Symposium on Image and Signal…
2006
Corpus ID: 7968573
This paper introduces a formal framework for automatically generating performance optimized implementations of the discrete…
Expand
2004
2004
Compact Buffered Routing Architecture
Andrea Lodi
,
R. Giansante
,
Carlo Chiesa
,
L. Ciccarelli
,
F. Campi
,
M. Toma
International Conference on Field-Programmable…
2004
Corpus ID: 32987930
In this paper we propose a new routing architecture, based on a new switch called T-switch, which we implement in two different…
Expand
2003
2003
A Practical Guide to Accreditation in Laboratory Medicine
David L. Williams
EJIFCC
2003
Corpus ID: 52891841
Throughout the world there is an increasing interest among medical laboratory professionals in attaining accreditation status for…
Expand
1996
1996
Modified array manifold for signal waveform estimation in wireless communications
D. Asztély
,
Bjorn Ottersten
Conference Record of The Thirtieth Asilomar…
1996
Corpus ID: 15708220
In wireless communication scenarios, local scatterers in the vicinity of the sources cause angular spreading. A parameterization…
Expand
1989
1989
13000 gate ECL compatible GaAs gate array
B. Larkins
,
S. Canaga
,
G. Lee
,
B. Terrell
,
I. Deyhimy
Proceedings of the IEEE Custom Integrated…
1989
Corpus ID: 61034869
A 13000-gate ECL (emitter-couples logic)-compatible gate array implemented in a proprietary self-aligned gate enhanced/depletion…
Expand
1985
1985
The Conlan Project: Concepts, Implementations, and Applications
R. Piloty
Computer
1985
Corpus ID: 19027647
Conlan (Consensus language) is a general, formal language construction mechanism for the description of hardware and firmware at…
Expand
Review
1981
Review
1981
The first decade of Gloria
A. Laughton
1981
Corpus ID: 128756145
In 10 years of operation, GLORIA has been used on 26 cruises and has inonified more than 1% of the ocean floor. The paper reviews…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE