Design flow (EDA)

Known as: Design flows (EDA) 
Design flows are the explicit combination of electronic design automation tools to accomplish the design of an integrated circuit. Moore's law has… (More)
Wikipedia

Topic mentions per year

Topic mentions per year

1976-2018
05019762018

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2012
Highly Cited
2012
The next generation of embedded software has high performance requirements and is increasingly dynamic. Multiple applications are… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table 1
Is this relevant?
2010
2010
The design of new embedded systems is getting more and more complex as more functionality is integrated into these systems. To… (More)
  • figure 1
  • table I
  • figure 2
  • table II
  • figure 3
Is this relevant?
2008
2008
The StoryBank project is examining technologies and practices to allow digitally impoverished communities to take part in the… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2008
2008
This paper describes the steps of a model predictive control (MPC) design procedure developed for a broad class of control… (More)
  • figure 1
  • figure 2
  • figure 3
Is this relevant?
2007
2007
Network-on-chip(NoC-) based application-specific systems on chip, where information traffic is heterogeneous and delay… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2006
Highly Cited
2006
Small embedded integrated circuits (ICs) such as smart cards are vulnerable to the so-called side-channel attacks (SCAs). The… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2006
Highly Cited
2006
This paper addresses the allocation of link capacities in the automated design process of a network-on-chip based system… (More)
  • figure 1
  • figure 2
  • figure 5
  • figure 3
  • figure 4
Is this relevant?
2006
2006
Networks-on-chip (NoCs) are a scalable interconnects solution to large scale multiprocessor systems on chip and are rapidly… (More)
  • figure 1
  • table I
Is this relevant?
Highly Cited
2004
Highly Cited
2004
The limited scalability of current bus topologies for Systems on Chips (SoCs) dictates the adoption of Networks on Chips (NoCs… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table 1
Is this relevant?
Highly Cited
2001
Highly Cited
2001
Design routability is a major concern in the ASIC design flow, particularly with todays increasingly aggressive process… (More)
Is this relevant?