Skip to search formSkip to main contentSkip to account menu

Carry-save adder

Known as: CSA, Carry save adder 
A carry-save adder is a type of digital adder, used in computer microarchitecture to compute the sum of three or more n-bit numbers in binary. It… 
Wikipedia (opens in a new tab)

Related topics

Related topics

11 relations
Adder (electronics)Adder–subtractorCarry (arithmetic)Carry-lookahead adder

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2015
2015
Modified energy efficient carry save adder
The main aim of the paper is to produce the asynchronous energy efficient of the carry save adder. In the past decade, the VLSI… 
2014
2014
Efficient modulo 2n+1 multiply and multiply-add units based on modified Booth encoding
2013
2013
Domain-Knowledge Optimized Simulated Annealing for Network-on-Chip Application Mapping
Network-on-Chip architectures are scalable on-chip interconnection networks. They replace the inefficient shared buses and are… 
2010
2010
Multi-operand decimal addition by efficient reuse of a binary carry-save adder tree
We present a novel method for hardware design of combined binary/decimal multi-operand adders. More specifically, we apply this… 
2007
2007
High speed reconfigurable computation for electronic instrumentation in space applications
This paper presents a new reconfigurable high-performance approach for digital pulse detection of very fast transients. The… 
2006
2006
A Low-Power Unified Arithmetic Unit for Programmable Handheld 3-D Graphics Systems
A low-power, area-efficient four-way 32-bit multifunction arithmetic unit has been developed for programmable shaders for… 
2005
2005
Design of a Radix-2m Hybrid Array Multiplier Using Carry Save Adder
In this work, we present a design of a radix-2m Hybrid array multiplier using Carry Save Adder (CSA) circuit in the partial… 
2004
2004
A low latency and low power dynamic Carry Save Adder
This paper presents a 4-to-2 Carry Save Adder (CSA) using dynamic logic and the Limited Switch Dynamic Logic (LSDL) circuit… 
1999
1999
Bit-level arithmetic optimization for carry-save additions
Addresses the bit-level optimization of carry-save adder (CSA) arrays when the operands are of unequal wordlength (such as in… 
1974
1974
Fault-Tolerant Carry-Save Adders
In this correspondence a design of fault-tolerant carry-save adders is presented. The design of fault-tolerant carry-save adders… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)