Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 241,094,029 papers from all fields of science
Search
Sign In
Create Free Account
Adder (electronics)
Known as:
Adder (electronics
, Half adder
, Carry propagation
Expand
An adder, also called summer, is a digital circuit that performs addition of numbers.In many computers and other kinds of processors, adders are used…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
50 relations
4000 series
AND gate
AND-OR-Invert
ARM architecture
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2011
2011
A FPGA Core Generator for Embedded Classification Systems
D. Anguita
,
L. Carlino
,
A. Ghio
,
S. Ridella
J. Circuits Syst. Comput.
2011
Corpus ID: 1785741
We describe in this work a Core Generator for Pattern Recognition tasks. This tool is able to generate, according to user…
Expand
Highly Cited
2010
Highly Cited
2010
Design of High-speed Modified Booth Multipliers Operating at GHz Ranges
Soojin Kim
,
Kyeongsoon Cho
2010
Corpus ID: 17071803
— This paper describes the pipeline architecture of high-speed modified Booth multipliers. The proposed multiplier circuits are…
Expand
2006
2006
The Sleepy Keeper Approach: Methodology, Layout and Power Results for a 4-bit Adder
Se Hun Kim
,
V. Mooney
2006
Corpus ID: 15999943
1999
1999
Multifunction architectures for RNS processors
Vassilis Paliouras
,
T. Stouraitis
1999
Corpus ID: 7245144
Novel very large-scale integration architectures and a design methodology for adder-based residue number system (RNS) processors…
Expand
1997
1997
A VLSI design methodology for RNS full adder-based inner product architectures
D. Soudris
,
Vassilis Paliouras
,
T. Stouraitis
,
C. Goutis
1997
Corpus ID: 195707396
In this paper, a systematic graph-based methodology for synthesizing VLSI RNS architectures using full adders as the basic…
Expand
1996
1996
Pencil-like mm-size electron beams produced with linear inductive voltage adders (LIVA)
M. Mazarakis
,
J. Poukey
,
+10 authors
D. Welch
1996
Corpus ID: 54728896
This paper presents design, analysis, and first results of the high brightness electron beam experiments currently under…
Expand
1979
1979
Binary convolutional codes for a multiple-access channel (Corresp.)
R. Peterson
,
D. Costello
IEEE Transactions on Information Theory
1979
Corpus ID: 206733608
Binary convolutional (linear) code pairs are investigated for use on the two-user adder channel. Maximum likelihood decoding is…
Expand
1963
1963
Ternary Threshold Logic
W. Hanson
IEEE Transactions on Electronic Computers
1963
Corpus ID: 33590104
A new logical algebra, ternary threshold logic, is defined and developed. The system is shown to be capable of representing all…
Expand
1959
1959
Decimal-Binary Conversions in CORDIC
D. Daggett
IRE Transactions on Electronic Computers
1959
Corpus ID: 206673434
A special-purpose, binary computer called CORDIC (COordinate Rotation DIgital Computer) contains a unique arithmetic unit…
Expand
1959
1959
Elimination of carry propagation in digital computers
G. Metze
,
J. E. Robertson
IFIP Congress
1959
Corpus ID: 41741814