Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 233,434,866 papers from all fields of science
Search
Sign In
Create Free Account
Adder (electronics)
Known as:
Adder (electronics
, Half adder
, Carry propagation
Expand
An adder, also called summer, is a digital circuit that performs addition of numbers.In many computers and other kinds of processors, adders are used…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
50 relations
4000 series
AND gate
AND-OR-Invert
ARM architecture
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2010
Highly Cited
2010
Design of High-speed Modified Booth Multipliers Operating at GHz Ranges
Soojin Kim
,
Kyeongsoon Cho
2010
Corpus ID: 17071803
— This paper describes the pipeline architecture of high-speed modified Booth multipliers. The proposed multiplier circuits are…
Expand
Highly Cited
2009
Highly Cited
2009
Two New Low-Power and High-Performance Full Adders
M. H. Moaiyeri
,
R. F. Mirzaee
,
K. Navi
Journal of Computers
2009
Corpus ID: 6227669
Two new low-power, and high-performance 1-bit Full Adder cells are proposed in this paper. These cells are based on low-power XOR…
Expand
2009
2009
Two New Low Power High Performance Full Adders with Minimum Gates
M.Hosseinghadiry
,
H. Mohammadi
,
M.Nadisenejani
2009
Corpus ID: 11611657
— with increasing circuits’ complexity and demand to use portable devices, power consumption is one of the most important…
Expand
Highly Cited
2006
Highly Cited
2006
RAPID PROTOTYPING - Area efficient FIR filters for high speed FPGA implementation
K. Macpherson
,
R. Stewart
2006
Corpus ID: 60331694
A new algorithm that synthesises multiplier blocks with low hardware requirement suitable for implementation as part of full…
Expand
Review
2001
Review
2001
FFT Acquisition of Periodic, Aperiodic, Puncture, and Overlaid Code Sequences in GPS
Chun Yang
2001
Corpus ID: 44771254
This paper presents a study of FFT-implemented circular correlation and its application to fast direct acquisition of GPS codes…
Expand
Highly Cited
1997
Highly Cited
1997
Design and implementation of an RNS division algorithm
A. Hiasat
,
H. Abdel-Aty-Zohdy
Proceedings 13th IEEE Sympsoium on Computer…
1997
Corpus ID: 4909524
In 1995 the authors introduced the main outlines of a new algorithm for division in residue number system, which can be applied…
Expand
Highly Cited
1984
Highly Cited
1984
Serial/Parallel Convolvers
P. Danielsson
IEEE transactions on computers
1984
Corpus ID: 12487652
A new type of convolver is presented. This type utilizes a kind of systolic array where the basic cell is mainly a full adder and…
Expand
Highly Cited
1981
Highly Cited
1981
Multiple-Valued Logic Charge-Coupled Devices
H. Kerkhoff
,
Marius L. Tervoert
IEEE transactions on computers
1981
Corpus ID: 43030606
A new method to implement multiple-valued logic in large scale integrated circuits is introduced. The data are represented by…
Expand
1979
1979
Binary convolutional codes for a multiple-access channel (Corresp.)
R. Peterson
,
D. Costello
IEEE Transactions on Information Theory
1979
Corpus ID: 206733608
Binary convolutional (linear) code pairs are investigated for use on the two-user adder channel. Maximum likelihood decoding is…
Expand
1972
1972
A Novel Implementation Method for Addition and Subtraction in Residue Number Systems
D. Banerji
IEEE transactions on computers
1972
Corpus ID: 45101933
This correspondence describes an implementation scheme for the operations of addition and subtraction in the residue number…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE