Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 226,074,525 papers from all fields of science
Search
Sign In
Create Free Account
Byte addressing
Known as:
Byte addressable
, Byte-addressable
Byte addressing refers to hardware architectures which support accessing individual bytes of data rather than only larger units called words, which…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
13 relations
16-bit
32-bit
64-bit computing
Byte
Expand
Broader (2)
Central processing unit
Computer architecture
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2019
2019
Understanding and Improving Persistent Transactions on Optane DC Memory
P. Zardoshti
,
Michael Spear
,
Garret Swart
2019
Corpus ID: 267801232
Storing data structures in high-capacity byteaddressable persistent memory instead of DRAM or a storage device offers the…
Expand
2018
2018
Architectures for High Performance Computing and Data Systems using Byte-Addressable Persistent Memory
A. Jackson
,
M. Weiland
,
Mark I. Parsons
,
Bernhard Homölle
arXiv.org
2018
Corpus ID: 44087441
Non-volatile, byte addressable, memory technology with performance close to main memory promises to revolutionise computing…
Expand
2015
2015
Interview with Darrell Long
Rik Farrow
Login: The Usenix Magazine
2015
Corpus ID: 56556570
Dr. Darrell D. E. Long is Professor of Computer Science at the University of California, Santa Cruz. He holds the Kumar Malavalli…
Expand
2014
2014
TxCache: Transactional cache using byte-addressable non-volatile memories in SSDs
Youyou Lu
,
J. Shu
,
Peng Zhu
IEEE Non-Volatile Memory System and Applications…
2014
Corpus ID: 8508021
Transaction is a common technique to ensure system consistency but incurs high overhead. Recent flash memory techniques enable…
Expand
2013
2013
Dynamic Interval Polling and Pipelined Post I/O Processing for Low-Latency Storage Class Memory
Dongin Shin
,
Youngjin Yu
,
H. Kim
,
Jae-Woo Choi
,
Dowhan Jung
,
H. Yeom
USENIX Workshop on Hot Topics in Storage and File…
2013
Corpus ID: 2836136
Emerging non-volatile memory technologies as a disk drive replacement raise some issues of software stack and interfaces, which…
Expand
2010
2010
High-performance NAND and PRAM hybrid storage design for consumer electronics
H. Lee
IEEE transactions on consumer electronics
2010
Corpus ID: 3153482
Recently PRAM (Phase-change RAM) is emerging as a promising next generation non-volatile memory device, because it supports fast…
Expand
2010
2010
Redesigning Data Structures for Non-Volatile Byte-Addressable Memory
S. Venkataraman
,
N. Tolia
,
Parthasarathy Ranganathan
,
R. Campbell
2010
Corpus ID: 420946
Recent architecture trends show that DRAM density scaling is facing significant challenges and will hit a scalability wall at…
Expand
2006
2006
Ultrafast Bit and Byte addressing of All-Optical Memory based on Microring Resonators for Next-Generation Optical Networks
Yingyan Huang
,
S. Ho
Asian Optical Fiber Communication…
2006
Corpus ID: 21101386
We present a novel ultrafast all-optical memory scheme that has the potential to meet the demanding requirement for 100 Gb/s all…
Expand
2004
2004
A novel processor architecture with exact tag-free pointers
M. Meyer
IEEE Micro
2004
Corpus ID: 7018082
Along with the success of Java, garbage collection advances to embedded and real-time systems. In this paper a novel RISC…
Expand
2004
2004
Byte and modulo addressable parallel memory architecture for video coding
Jarno K. Tanskanen
,
T. Sihvo
,
J. Niittylahti
IEEE transactions on circuits and systems for…
2004
Corpus ID: 22240938
This paper proposes an internal data memory architecture supporting byte and modulo addressing for processors having subword…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE