Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 238,060,747 papers from all fields of science
Search
Sign In
Create Free Account
4-bit
Known as:
Four-bit
, 4bits
, 4 bit
Expand
In computer architecture, 4-bit integers, memory addresses, or other data units are those that are at most 4 bits wide. Also, 4-bit CPU and ALU…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
33 relations
74181
Arithmetic logic unit
Assembly language
BIOS
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2016
2016
Design and Verification of AMBA AHB-Lite protocol using Verilog HDL
Sravya Kante
,
Hari KishoreKakarla
,
Avinash Yadlapati
2016
Corpus ID: 212532516
—The SOC plan confronts a crevice between generation limit and time to market weights. The outline space develops with changes…
Expand
2014
2014
A Novel Approach for Automatic Irrigation and Fertigation Using Embedded System
S. Devi
2014
Corpus ID: 55459650
This research paper portrays the automatic irrigation and fertigation using embedded system in the field of both plain and slope…
Expand
2011
2011
Efficient realization of reconfigurable FIR filter using the new coefficient representation
Khosrov Dabbagh Sadeghipour
,
A. Abbaszadeh
IEICE Electronics Express
2011
Corpus ID: 30157392
In this paper, efficient reconfigurable finite-impulse response (FIR) filter architecture is presented based on a new coefficient…
Expand
2005
2005
A technique for demapping dual carrier modulated UWB OFDM signals with improved performance
Zhongjun Wang
,
Wenzhen Li
,
L. Yeo
,
Yanxin Yan
,
Yujing Ting
,
M. Tomisawa
VTC--Fall. IEEE 62nd Vehicular Technology…
2005
Corpus ID: 2239917
In an orthogonal frequency-division multiplexing (OFDM) based wireless communication system, the magnitude of Channel State…
Expand
2004
2004
Pipeline design based on self-resetting stage logic
A. Ejnioui
,
A. Alsharqawi
IEEE Computer Society Annual Symposium on VLSI
2004
Corpus ID: 5934035
In this paper, we present a novel synchronization approach to support data flow in clockless designs using single-rail encoding…
Expand
2003
2003
Care bit density and test cube clusters: multi-level compression opportunities
Bernd Könemann
Proceedings 21st International Conference on…
2003
Corpus ID: 17000628
Most of the recently discussed and commercially introduced test stimulus data compression techniques are based on low care bit…
Expand
2003
2003
A novel high-speed counter with counting rate independent of the counter's length
A. Kakarountas
,
G. Theodoridis
,
K. Papadomanolakis
,
C. Goutis
10th IEEE International Conference on Electronics…
2003
Corpus ID: 8663555
Counters are among the basic blocks in every digital system. We propose a novel high-speed counter with a constant counting rate…
Expand
2002
2002
A 1bit Carry Propagate Free Adder/Subtracter VLSI Using Adiabatic Dynamic CMOS Logic Circuit Technology
Yasuhiro Takahashi
,
M. Yokoyama
,
K. Shouno
,
Mitsuru Mizumuma
,
Kazuki Takahashi
2002
Corpus ID: 8501804
– This paper describes a design of a 1bit Carry Propagate Free Adder/Subtracter (CPFA/S) VLSI using the Adiabatic Dynamic CMOS…
Expand
1997
1997
Active phased array of dielectric resonator antennas
A. Petosa
,
R. LaRose
,
A. Ittipiboon
,
M. Cuhaci
IEEE Antennas and Propagation Society…
1997
Corpus ID: 39726195
A novel high gain, low profile active phased array is being developed with electronic beam steering capability in the azimuth…
Expand
1991
1991
Concurrent Smalltalk on the Message-Driven Processor
W. Horwat
1991
Corpus ID: 58712296
Concurrent Smalltalk is the primary language used for programming the J- Machine, a MIMD message-passing computer containing…
Expand